

International Journal of Scientific Research in Engineering and Management (IJSREM)

Volume: 04 Issue: 10 | Oct -2020

ISSN: 2582-3930

Low Power High Speed Magnitude Comparator Design

Pawan Singh Bhadouria¹ and Ashish Dubey² ¹Research scholar,²Assistant Professor, Electronics and Comm. dept., SRCEM Banmore, Morena, India

Abstract- The modern portable devices demand ultra-low power consumption due to the limited battery size. The binary magnitude comparator is the important block in many digital systems. This paper explores the existing magnitude comparator design techniques and proposes a new binary comparator that provides significant reduction in the power and area. In order to evaluate the effectiveness of the proposed technique over the existing, all the existing comparators are implemented in Verilog, synthesized and simulated with Xilinx tool chain and design metrics such as area, power and delay are evaluated. The simulation results on FPGA show that the proposed comparator provides more than 2.6% reduction in power over the best-known comparator.

Keywords: Comparator, High speed integrated circuits, VLSI, Low-power design, FPGA.

I. INTRODUCTION

The modern very large scale integration (VLSI) technology allows us to build an Integrated circuit (IC) that can have thousands of transistors into single chip. More and more functionality are being implemented into the same chip with each new technology. This integration of huge functionality is imposing several challenges to the VLSI designer as increasing functionality increasing failure probability. Further as area, power and delay are main area of concern; it is very difficult to achieve optimal value of these parameters at the same time. High power consumption due to several operations on these devices worsens the performance of the device and lifetime of the battery.

In addition to the basic arithmetic operations, comparison of two numbers is the prime operation performed in the most processing units for performing functionalities such as instruction decoding, flag generation etc [1]. In order to perform comparison efficiently, there is the demand of high performance low power comparator. The performance of the comparator significantly affects the overall performance of these processing units [2]. Significant efforts have been given to improve area, power and delay parameters of the comparator at different level of abstraction [3-6]. The existing architectures of the magnitude comparator are not power and performance efficient [3], thus, demanding novel comparator architecture that provides highly energy efficient comparison of two numbers. This paper presents an energy efficient comparator for different signal processing application.

The rest of the paper is organized as follows: Section II presents the work done to achieve low power high performance comparator and further critically analyses

each of the design techniques. Section III details proposed low power comparator architecture whereas its effectiveness using via simulation is given in Section IV. Finally Section IV concludes the paper.

II. LOW POWER COMPARATORS

The section explores different comparator architectures in details.

Traditional Comparator Architecture

The block diagram of the magnitude comparator as shown in Figure 1 has two inputs and three outputs [3]. The comparator compares two inputs A and B and provides output as either EQ (A=B), G (A>B) or S (A<B) given by the following equations.




Figure 1: Block diagram of magnitude comparator

The circuit for comparing two n-bit numbers, has 2^n inputs and 2^{2n} entries in the truth table, for example in 1-bit comparator has 4-rows in the truth table, whereas 2-bit comparator has 16 rows in the truth table.

2- bit Comparator Architecture

The circuit compares two 2-bit binary numbers A and B, and gives three outputs. Let input A and B have bits A_1A_0 and B_1B respectively. The logical expression for the 2-bit comparators output G, S and Eq are given by the equations 1-3 below.

 $Eq = (A_1 \odot B_1) \cdot (A_0 \odot B_0)$ $G = A_1 \overline{B_1} + (A_1 \odot B_1) A_0 \overline{B_0}$ $S = \overline{A_1} B_1 + (A_1 \odot B_1) \overline{A_0} B_0$

The logical diagram for the greater (G), smaller (S) and equal (Eq) are shown in Figure 2.



ISSN: 2582-3930





Figure 2: Logical diagram of 2-bit comparator

It is observed that as the input bit-width increases the complexity of the designs increases significantly. Therefore direct implementation of the higher bit-width comparator is costly in terms of area, power and delay as increasing complexity increases the power and delay. Hence, 4-bit comparator is used to design higher bitwidth comparator.

Extensive bit-width Comparator

The direct implementation of large bit-width comparator is very complex and costly [7-10]. Therefore, we can implement extensive bit-width comparator using small bit-width comparator. Figure 3 shows 16-bit comparator design using five 4-bit comparators [11].




comparators

In the first stage, four comparators compares group of four bits of 16-bit number whose outputs are given to the final comparator in the second stage.

Priority Based Comparator (PBC) Architecture

Priority based comparator [13] has three stages to compute output as is shown in Figure 4. First stage identify 1's in each input that may cause the number may be greater over the other number. The second step Identify most significant in each number. The third step identifies which number have 1's at more significant position over the other.



All the three stages are combined to achieve priority based comparator as shown in Figure. 5





Figure 5: Logical diagram of PBC

Look-ahead Comparator Architecture

The look-ahead comparator (LAC) [13] is based on the concept of look-ahead adder where carry-in is calculated in advance to eliminate carry dependency. In the LAC, a look-ahead logic computes the bits which decides the which number is greater/smaller. The block diagram of the look-ahead block accepts two four bit numbers and generates 4-bit cmp output. Only one bit of the cmp out will be high if the number is greater or smaller else are zero it reflect that numbers



ISSN: 2582-3930



The logical diagram of the look-ahead logic [14] as shown in Figure 6 requires four XOR gate to find 1's which corresponds to the _0' in the other number and then provides ultimate compare output based on the value of the XNOR out. If the most significant XOR is at logic _1' it reflect that this bit will cause output will be greater or smaller, if this bit is on logic _0', other significant XOR will be searched. In this way it evaluates the compare signal. The architecture of the look-ahead comparator as shown in Figure 7 employs look-ahead logic with some additional logic.





Figure 7: Block diagram of LAC

Subtractor Based Comparator

This comparator utilizes the subtractor to compare two numbers [15-17]. The block diagram of the subtractor based comparator (SBC) is shown in Figure 8.



When the number A is smaller than number B, result of the subtractor will be negative which can be easily


the subtractor will be negative which can be easily detected by the sign bit. If sign bit is _1' it reflect negative difference which in turn shows that number A is smaller than B. On the other hand, when the two numbers are equal it will provide zero output, in this case all bits of the difference will be zero that can be detected by simple OR gate. If all bits of the OR gate are zero then output will be logic _0' else it will be logic _1'. The equal and the small signal is further used to generate greater signal.

III. PROPOSED LOW POWER HIGH PERFORMANCE COMPARATORS

The architecture of the proposed comparator is shown in Figure 9. The proposed comparator implement the logic for greater and equal signal. The equal signal is used further used to generate small signal.

Figure 9: Proposed comparator Architecture

It is observed in the literature that complexity in terms of area, power and delay are more for greater and smaller over the equal. Therefore, we introduce



comparator as shown in Figure 3.1 which computes greater and equal in place of greater and smaller. The greater and equal signals are further used to generate the small signal.

In order to compare the complexity of the proposed



ISSN: 2582-3930

design over the existing we implemented the whole design with the 2-input NAND gate as 2-input NAND gate is universal gate which is standard benchmark. The equal logic requires 23 NAND gates while the greater and smaller logic requires 33 2-input NAND gates. Since in the traditional and existing architectures, logic for G and S are implemented simultaneously, it requires 66 two input NAND gates. On the other hand proposed scheme requires only 57 NAND gates only as it implements only greater and equal logic.

As the proposed approach requires less area over the traditional, it will consume less power and will have less delay. The simulation results in the next section show efficacy of the proposed over existing comparator architectures.

IV. SIMULATION ENVIORNMENT AND RESULTS DISCUSSION

All the comparator designs are implemented in Verilog. The Xilinx ISE 14.5 is used to synthesize the proposed and existing comparator architectures. Test bench for all the designs are created and simulated to verify the functionality of each designs. Further, design metrics such as area, power and delay are extracted and compared. Following subsections provides the simulation results and their analysis for the proposed comparator over the existing comparators.

Simulation results of 4-bit comparators:

All the comparator designs are coded in Verilog and implemented on Xilinx Vertex XC7VX330T. The implementation complexity in terms of area, maximum combinational delay and power consumed is evaluated. The design metrics are shown in the Table 1.

Technique Comparator	Area (#LUTs)	Delay (nS)	Power (mW)
Traditional	3	1.455	30
Priority Based	4	1.444	31
Look-ahead	4	1.522	36
Subtractor based	5	1.51	35
Proposed	4	1.455	30

 Table 1: Metrics of the 4-bit comparators

It can be observed from the simulation results that proposed comparator requires 4.4% and 3.6% reduced power over Look-ahead and Subtractor based comparator respectively. Further, it can also be observed that proposed comparator requires 3.2%, 16.6% and 14.2% reduced power over Priority based, Look-ahead and Subtractor based comparator respectively. These 4-bit comparators are used to design 16-bit comparators.

Results of 16-bit comparators:

The design complexity of the different 16-bit comparators are shown in the Table 2. All the designs are synthesis with the same FPGA device to have appleto-apple comparison.

Table 2: Metrics of	various 16-bit	comparators
---------------------	----------------	-------------

Technique	Area	Delay	Power
Comparator	(#LUTs)	(nS)	(mW)
Traditional	20	2.556	151
Priority Based	20	2.466	153
Look-ahead	29	3.025	158
Subtractor based	18	2.922	163
Proposed	20	2.644	147

The area requirement of the proposed comparator is very small over the existing comparator archiectures as shown in Figure 11. The area is measured in terms of number of (Look Up Tables) LUTs which reflects the required combination logic to implement the desired logic. It can be observed from the Figure 10 that proposed comparator requires 10% reduced area over the Subtractor based comparator.




Figure 10: Area of various 16-bit comparators

It can be observed from the Figure 12, proposed 16-bit comparator exhibits smaller delay over the look-ahead. The proposed comparator requires 12.6% and 9.5% less delay over LAC and subtractor based comparator respectively.





Figure 12: Delay of various 16-bit comparator



ISSN: 2582-3930

It can be observed from the Figure 13 that proposed comparator exhibits smaller power over the existing. The proposed comparator shows 2.6%, 3.92%, 6.9%, and 9.3% reduced power over the traditional, priority based, look-ahead and subtractor based comparator, respectively.



All these results shows efficacy of the proposed comparator over the existing architectures.

V. CONCLUSION

This paper explored the existing comparator architectures and presented a new comparator that shows significant improved performance over the existing comparator architectures. The proposed and existing comparator are implemented in Verilog and processed with Xilinx ISE tool chain. Further the designs are synthesized and post synthesis results are extracted. The extracted metrics are compared. The simulation results show nearly 2.6% power reduction over the existing architecture. Thus, the proposed comparator can be effectively utilized different signal processing applications such as image/video processing.

REFERENCES

- J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, 2002.
- [2] J. Eyre and J. Bier, -DSP processors hit the mainstream, IEEE Computer, pp. 51–59, 1999.
- [3] M. Morris Mano, Digital Logic and Computer Design.
- [4] T. Suryakala et al. -Circuit Design of Low area 8bit magnitude Comparator With Low Power by Static CMOSI, Int. Journal of Advanced Research in Computer Engg & Tech. Vol 4 Issue 10, Oct 2015, pp 3982-86.
- [5] Anjuli et al. —2-Bit Magnitude Comparator Design Using Different Logic Styles, Int. Journal of Engg Science Invention, Vol 2 Issue 1 Jan 2013 PP.13-24
- [6] Sharma et al. -A Low Power 8-bit Magnitude Comparator with Small Transistor Count using Hybrid PTL/CMOS Logic Int. Journal of Computational Engineering & Management, Vol. 12, April 2011, pp 110-115.

- [7] Ergin et al. -A Circuit–Level Implementation of Fast, Energy–Efficient CMOS Comparators for High– Performance Microprocessors IEEE Int. Conf on Computer Design: VLSI in Computers and Processors, pp. 115-118
- [8] Chung et al. "High-Performance and Power-Efficient CMOS Comparators", IEEE JSSC, Vol 38, No 2, Feb 2003, pp 254-262.
- [9] Lam et al. -A MUX-based High-Performance Single- Cycle CMOS Comparator IEEE Tran on circuits and systems—II: express briefs, Vol. 54, No. 7, July 2007, pp 591-595
- [10] Perri et al. -Fast Low-Cost Implementation of Single- Clock-Cycle Binary Comparator IEEE Tran. on circuits and systems—II, Vol. 55, No. 12, Dec 2008 pp 1239-1243.
- [11] Frustaci et al. -A New Low-Power High-Speed Single Clock Cycle Binary Comparatorl, pp 317-320
- [12] Pierce Chuang, David Li, and Manoj Sachdev A Low-Power High-Performance Single-Cycle Tree-Based 64-Bit Binary Comparatorl, IEEE Tran on circuits and systems—II: express briefs, Vol. 59, No. 2, Feb 2012, pp 108-112.
- [13] Deb et al. -High-Speed Comparator Architectures for Fast Binary Comparison 3rd Int. Conference on Emerging Applications of information Technology, pp 454-457
- [14] Hafiz et al. -Approach to design a compact reversible low power binary comparatorl, IET Computers & Digital Techniques, 2014, Vol. 8, Iss. 3, pp. 129–139
- [15] Vijaya et al. —2-Bit Magnitude Comparator using GDI Techniquel, IEEE Int Conf on Recent Advances and Innovations in Engineering, May 09-11, 2014, 225-229
 - [16] Shun-Wen Cheng, -A High-Speed Magnitude Comparator with Small Transistor Countl in Proceedings of IEEE international conference ICECS, 1168 - 1171 Vol.3, Dec 2003.
 - [17] Chua-Chin et al., -A 1.0 GHz 64-bit High-Speed Comparator using ANT Dynamic Logic with Two-Phase Clocking, IEEE Proceedings - Computers and Digital Techniques, vol. 145, no. 6, pp. 433436, Nov. 1998.