

Validation of Advanced eXtensible Interface Verification IP (VIP)

Varsha Dilip Patil

Dept of EXTC DIEMS, Aurangabad, India.

Abstract -In the current era of increasing IP (Intellectual Property) based SOC (System on Chip) designs, it is highly likely that we have heard about AMBA, AHB, APB, AXI, AXI-lite, ACE etc. somewhere or other. Silicon densities, both for ASICs and FPGAs, can now support true systems-on-chip (SoCs). This level of design requires busing systems to connect various components, including one or more microprocessors, memory, peripherals, and special logic. This project focuses on how the Advanced Extensible interface (AXI) is useful for high bandwidth and low latency interconnects. This is a point to point interconnect and overcomes the limitations of a shared bus protocol in terms of number of agents that can be connected. The protocol also was an enhancement from AHB in terms of supporting multiple outstanding data transfers (pipe-lined), burst data transfers, separate read and write paths and supporting different bus widths. Design and Verification Environment coding of AXI Protocol is done in Mentor Graphics tool QuestaSim- 10.4e. Editor used for a project is gVim 7.4. In this dissertation System Verilog is used for verification purpose of the AXI Protocol.

Key Words: AXI, VIP, SOC, HDL/HVL, SV

1. INTRODUCTION


The progress in the semiconductor industry and technology leads to complex digital designs which brings a large number of intellectual property cores for large usage. With these IPs, In present evolution these SoC designs are becoming more popular and effectively used for more number of applications. For large SoC design subsystems are connected by communication bus protocol. This makes function coverage so crucial as reusability of large number of IP cores in SoC is increased. Functional coverage takes 70% invested in design progress. Expenses of verification takes 28% cycle expenses. In this 28% short time investment goals, verification engineers has introduced methodology which verifies the functionality of chips. This inbuilt verification environment is known as Verification IP. This paper is set up to investigate various features of AXI interconnect. To realize that I build a SV Environment which consist of AXI master and AXI slave. To build AXI architecture, need to connect master VIP to master interconnect and slave VIP to slave interconnect. The Masters and Slaves are used mainly for testing purposes. The verification environment is a standard method of verifying the DUV in code coverage mode. The following components are present in the verification environment;

- AXI Environment
- AXI Master VIP:
- AXI Generator
- AXI BFM
- AXI Monitor
- AXI Functional Coverage
- AXI Slave VIP:

AXI Transaction

2. LITERATURE REVIEW

SoC and SoC Bus protocols: Overview Nowadays the designs are with high level of integration of complex design components known as Intellectual property IP. These IPs are possible with increasing number of transistors and decreasing process technologies. Soc become IC which now can implement all the functionality of the electronic system. Some Particular Soc designs have different programmable components with are application specific. These application specific IPs includes cores, some application specific circuits and some on chip memory. The biggest challenge in these complex Socs is connecting the different components. And to connect these components of different requirements communication buses are used. Which have a big impact on the performance of the design. In this present era, standard onchipbusprotocolsweredevelopedtoavoidthenumber



of interfaces and protocols on complex SoCs.

Fig – 1: ARM AMBA Evolution

3. VERIFICATION ENVIRONMENT

Verification environment is group of classes performing specific operations. The new verification constructs can be easily reused for the objected-oriented feature of SystemVerilog. The main reason of verification Environment is to analyze the comparison response of DUT (Design Under Test) and the response of the reference model or register model, check the function coverage and apply the different scenarios. The testbench is aimed to generate stimulus, apply stimulus, note down the response, check for functional correctness and make conclusion against aimed verification target.

4. IEEE standard for system Verilog -Unified Hardware Design, Specification and Verification Language
5. Book: Chris Spear Greg Tumbush SystemVerilog for Verification: A GuidetoLearningtheTestbenchLanguageFeatures