

A Review: Implementation of 16x16 SRAM Memory Array Using 180nm Technology

Dr. D V Manjunatha, Bhoomika T M, Harini C G, K S Suma

Abstract- SRAM is a crucial part of cache and is used in a wide range of products, such as microprocessors and data storage devices, which occupy a sizable portion of die area and consume a lot of energy. Memories should use less energy so that systems operate more reliably and efficiently. In order to reduce leakage power and maximise performance, we developed a 16x16 SRAM array. This was accomplished by, to a limited extent, relaxing the peripherals area concerns through the design of peripherals that take up less space and use less energy. Additional power usage can be reduced using the forced transistor method and the sleep transistor technique. The study finds that the sleep transistor method causes 99.94% more delay than the forced stack transistor technique, but the forced technique causes 56.92% less power consumption. The 16x16 SRAM memory was designed, built, and examined in a typical UMC 180nm technology using the Cadence tool.

Keywords: - SRAM, power consume, Sleep Transistor, Forced Transistor, UMC 180nm technology

I. INTRODUCTION

The popularity of consumer electronics and portable wireless computers is rising quickly due to how quickly contemporary communications and signal processing systems have developed. SOC designs are able to greatly lower cost and form factor because they combine necessary components for memory that combine digital logic and signal processing on a single die, which takes up 70% of the area. The requirements of the digital circuit are what primarily determine the technology choice and system design for SOC designs. The SRAM is a significant component that merely increases the die's footprint on the chip. Due to its ubiquitous use in mobile devices, System On-Chip (SoC), and high-performance VLSI circuitry, static random-access memory (SRAM) is in greater demand. 70% of the System On-Chip (SoC) capacity is taken up by SRAM memory. SRAM is a crucial component used for the cache memory in microprocessors, mainframe computers, engineering tools, and memory in handheld devices due to its fast pace and low power usage. With the aid of the Cadence tool, SRAM is created (version 5.14) The technology file that is attached is UMC180 (United

Microelectronics Limited), a business standard that is delivered right to a fabrication facility for fabrication. A low power SRAM array implementation shows the feasibility of a low power memory design. SRAM groups are created using the fundamental 6T SRAM cell. Leakage current and power occur when transistors are in a constant state with no input switching. Thus, the sleep transistor method as well as the forced stack transistor technique can both lower leakage power.

For intelligent devices and the Internet of Things (IoT), SRAM with low voltage supply is necessary to cut costs, boost operational speed, and reduce power usage. Data is stored as bits in the memory type known as static random access, which has a bi-stable circuit. It is becoming more common in SoC devices and consumes a lot of electricity. The constant demand for large amounts of data storage stems from the technical advancements made possible by portable mobile devices. This can be achieved with low electricity and high package density. The System on Chip (SOC) design makes it easier to cheaply satisfy the aforementioned requirements.

II. LITERATURE SURVEY

Pulla *et al* [1] explains Nanometre SRAM Memories Write and Read Help Methods. The write assist methods impact the chip's speed, power, and area while also enhancing the SRAM

cell's write-ability. For the strength of the SRAM cell at lesser. The calmer edge is significant for voltages. cell consistency is improved by perusing help strategies, which have been concentrated on in different cycles, voltages, and temperatures. Alongside improving SRAM bit cells' coherence and soundness, these read-help methods additionally affect the chip's speed, power use, and region.

Amit *et al* [2] contrasts nanometre-scale n-T SRAM cells n-T SRAM devices in the nanometre range are compared. In this study, they simulated and evaluated the performance of different SRAM cell topologies using 65nm and 45nm technologies to elements such as power usage, latency, what's more, SNM. In this investigation, the makers took a gander at 4T, 6T, 7T, 8T, and 9T SRAM cells progressions and evaluated power usage, lethargy, and PDP at a store voltage of 1V at a repeat of 100MHz using the HSPICE test framework.

Kowsalya *et al* [3] takes a gander at the introduction of different SRAM cell geologies, similar to the customary 6T-cell, 7T-cell, 8T-cell, 9T-cell, and 10T-cell executions. Despite the assured 13% and 30% region increases connected with the introduction of 9T and 10T cells, respectively, these two topographies contemplate greater cell resilience due to their read and upset

free functioning, which is advantageous as cycle innovations keep on downsizing.

Rukkumani *et al* [4] low power techniques are used in the construction SRAM cell examination for power decrease. In order to increase power efficiency across a range of temperature settings, eight and ten transistor designs are tried in this work instead of conventional circuits. Initially, 8T and 10T SRAM circuits are built using write driver logic, and calculations of static and dynamic power are performed. Then, charge recycling logic and pre-charge logic are tested across a range of temperature conditions.

Ramesh *et al* [5] proposes an Arrangement of Power Effective Tip Top Execution SRAM Cell Considering Transmission Doorway (TG). A 10T SRAM deceptive voltage fluctuation cell with a 0.09 um CMOS feature area is typical to accomplish low power memory action. This examination differentiates the proposed TG-Versus and the current SRAM cells' power and postponement at different temperatures. Leather expert's EDA (Electronic Plan Robotization) device is utilized to make the recommended TG-SRAM cell in a 90nm CMOS climate.

Vema *et al* [6] provides a 7T SRAM Cell Design for Low Power Using Self-Controllable Voltage Level Circuit. To keep up with low power utilization and phenomenal execution, a low power 7T SRAM Cell is at first inherent this endeavour. Subsequently, the arrangement consolidates a "Self-controllable Voltage level" device. Exactly when the load circuits are working in the unique mode, a Self-Controllable Voltage Level (SVL) Circuit can convey a biggest dc voltage, but it can similarly reduce the dc voltage provided for a pile circuit when it is working in the hold mode. Due to the use of the 7T weight circuit, this SVL circuit can by and large reduce the hold spillage power of CMOS reasoning circuits while requiring a little chip size and high chip speed. The errand of deciding and showing the number set aside in a SRAM cell during a read cycle tumbles to the distinguishing speaker. The SRAM exhibit just requirements one detecting speaker for every segment of cells in light of the fact that each perused cycle just outputs one column of information. A sense enhancer is a piece of the read hardware that is used to get to the memory when data ought to be examined from it. It should be able to recognize subtle signals from a cycle line that contrast with a data bit (1 or 0) reserved in a memory block and then develop the tiny voltage change to levels that can be viewed as logic to correctly decode the data.

Senthil *et al* [7] recommends improving the peruse/compose security of an 8T SRAM cell utilizing Schmitt triggers. Schmitt trigger-based SRAM digit cells can work on the read and compose activities' steadiness. The Schmitt trigger plan, which has unrivalled perused security and compose capacity than the average 6T cell, is applied in this article utilizing a 8 semiconductor SRAM cell. The Leather treater EDA device is utilized to set the procedure in motion, and the results are obvious. The SRAM circuit is normal by cutting edge gadgets. A semiconductor-based memory called static random-access memory (SRAM) employs bi-stable snaring circuits. (SRAM). The data can be saved in the slightest bit. SRAM cells are utilized in microcontrollers and Processors. The major parts are two back-to-back interconnected CMOS inverters that function as memory cells, and the remaining transistors are access transistors. Bit and bit bar line inputs and outputs are used. The read, standby, and write actions are performed by each SRAM cell. To preserve the data and maintain the circuit's idle state, standby function is used. graphic illustration of a standard 8T bit-cell (a). In addition to the well-known 6T-SRAM bit-cell, a decoupled read interface consists of two additional transistors.

Gupta *et al* [8] suggests a plan for improving the performance of a seven transistor SRAM cell that performs read operations efficiently was put forth.

However, the read process is delayed, and a sizable quantity of power is lost. a single bit line 6T SRAM cell with a substantial delay that adversely affects read and write performance. 6T SRAM is the standard SRAM configuration. In lieu of the resistive load used in the 4T design, this has six transistors, two of which are PMOS types. The bit lines are connected to two NMOS transistors, and the PMOS and NMOS are set up to create a cross-coupled inverter. These transistors, referred to as "access transistors," are consequently linked to the NMOS bit lines and are controlled by the word line.

Yang *et al* [9] to create a 7T SRAM cell, but the power consumption is significant. SRAM circuits are crucial to digital systems in CMOS technology. The semiconductor-based memory static random-access memory (SRAM) uses bi-stable latching circuits (SRAM). One bit of the data can be saved. SRAM cells are used in microcontrollers and CPUs. The remaining transistors act as access transistors, and the primary components are two back-to-back connected CMOS inverters that act as memory cells. Bit lines and bit bar lines are used as the sources and outputs. The three basic operations of read, standby, and write are performed by each SRAM cell. The data is stored and the circuit is kept in an inactive state using standby operation.

An-sari *et al* [10] constructed a 7T SRAM cell for low power applications, but they neglected to factor in power and total delay. A detecting amplifier, row and column decoders, and SRAM cells make up the SRAM array. Along with the required analyses, the offered memory cell is used in the design of the 16 16 memory arrays. A decoder as well as a sense amplifier are part of the illustration's SRAM cell memory structure. To distinguish between two informational indicators of memory cell architecture, use the sense speaker. The SRAM cell that is offered is used to construct a group of memories. The part that follows discusses the output response analysis for the suggested 16-bit SRAM memory array.

III. CONCLUSION

The schematic is set up for a 16x16 memory array with a 256-bit storage capability. The entire array, which is developed and integrated, consists of peripheral elements like memory bit cells, write driver circuits, pre-charge circuits, and sense amplifiers. The embedded SRAM Memory has a storage capacity of 256 bits. The suggested work requires a supply voltage of 1.8 volts, an analogue input voltage of 0 to 1.8 volts, and uses 49.94 mW of power. For write logic "1" and "0," and read logic "1" and "0," the access times are 1.05ns, 368ps, 175ps, and 2.65ps, respectively. Using the Cadence Virtuoso tool for schematic, the SRAM is

designed and executed in the standard UMC180nm technology of version 5.14.

REFERENCES

- [1] Pulla Reddy A, G Sreenivasulu, R Veerabadra Chary, "Write and Read Assist Techniques for SRAM Memories in Nanometer Technology", ICEMS 2016, Materials Today: Proceedings 4 (2017) 10309–10314, Elsevier
- [2] Amit Namdev, Paresch Rawat, "A Comparison of n-T SRAM Cell in Nanometre Regime", International Journal of Computer Applications (0975 – 8887) Volume 155 – No 7, December 2016,
- [3] Kowsalya .M, Dr. H. Mangalam, "Performance Evaluation and Stability Analysis of SRAM Cells", International Journal of Innovative Research in Science, Engineering and Technology, Vol. 5, Special Issue 4, March 2016, ISSN(Online): 2319-8753
- [4] Dr. V. Rukkumani, Dr. M. Saravana Kumar and Dr. K. Srinivasan, "Design and Analysis of Sram Cells for Power Reduction Using Low Power Techniques", 2016 IEEE Region 10 Conference (TENCON)-Proceedings of the International Conference, 978-1-5090-2597-8/16
- [5] J. RAMESH, P. BRUNDAVANI, "Design of Power Efficient High Performance SRAM Cell using Transmission Gates", International Journal of VLSI System Design and Communication Systems Volume.04, IssueNo.08, August,2016, Pages: 0659-0663
- [6] Vema Vishnu Priya, G. Ramesh, "Design of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power", International Journal of Science and Research (IJSR) ISSN (Online): 2319-7064, Volume 4 Issue 8, August 2015
- [7] Dr. A. Senthil Kumar, I. Manju, S. Sumathi, C. Preethi, "Read/Write Stability Improvement of 8TSram Cell Using Schmitt Trigger", International

Journal of Scientific and Research Publications,
Volume 5, Issue 2, February 2015 1 ISSN 2250-3153

[8] Gupta, “Low Power and Noise Resistant 16X16 SRAM Array Design using CMOS Logic and Differential Sense Amplifier” in ICCA2016,978-1-5090-1666, IEEE 2016

[9] Yang, “Analysis of Leakage Current and SNM for 7T SRAM Cell in Nanometre Era”, IJRTER 2016

[10] An-sari,” Single Bit Line 7T SRAM Cell for Low Power and High SNM”, International Multiconference on Automation, Computing, Control, Communication and Compressed Sensing (IMAC4S-13), 978-1-4673-5089-1, IEEE 2013