

An Efficient Reconfigurable CAM and IMC Framework using Multistate RRAM Devices

Dr. S. Girish Gandhi¹, M. Manideep², B. Guravaiah³, A. Sravani⁴, M. Hari Charan⁵, G. Vara Prasad⁶

¹Associate Professor, Dept. of ECE, PBR VITS, Kavali, Andhra Pradesh, India.

^{2,3,4,5,6}Department of Electronics and Communication Engineering,
PBR Visvodaya Institute of Technology & Science, Kavali (Autonomous),
SPSR Nellore (Dt.), Andhra Pradesh – 524201, India

Abstract - The rapid growth of data-intensive applications has created a strong need for high-speed and energy-efficient memory architectures, as conventional CMOS-based CAM and von Neumann systems face limitations such as high power consumption, poor scalability, and data transfer latency. To overcome these issues, this work proposes a reconfigurable framework that integrates Content Addressable Memory (CAM) and In-Memory Computing (IMC) using multistate Resistive Random Access Memory (RRAM). By utilizing the multi-level resistance states of RRAM, the proposed design enables both data storage and computation within the same memory array, supporting parallel search and processing operations. This reduces data movement, improves computational speed, lowers energy consumption, enhances storage density, and provides adaptable functionality for different computing tasks.

Index Terms—RRAM, multistate, reconfigurable memory, content-addressable memory, in-memory computing.

1. INTRODUCTION

The growing demand for data-centric applications such as AI, machine learning, and big-data analytics requires high-speed and energy-efficient computing systems. Conventional von Neumann architectures suffer from the memory bottleneck, where frequent data transfer between processor and memory increases latency, power consumption, and reduces performance. In-Memory Computing (IMC) helps overcome this issue by performing computation directly within memory. Among emerging memory technologies, multistate Resistive Random Access Memory (RRAM) is highly promising due to its non-volatility, low power consumption, high speed, scalability, and ability to store multiple bits per cell.

Content Addressable Memory (CAM) enables fast parallel data search but traditional CMOS-based CAM designs consume high power and occupy large area. To address these limitations, this work proposes a reconfigurable framework that integrates CAM and IMC using multistate RRAM, enabling both search and computation within the same memory array while improving performance, reducing power consumption, and increasing storage efficiency.

2. LITERATURE SURVEY

The literature survey shows that RRAM, CAM, and IMC are promising technologies for high-speed and energy-efficient computing. Multistate RRAM provides high storage density, low power consumption, and non-volatility, while existing studies improve its performance through better programming, sensing, and hybrid memory techniques. However, challenges such as variability, endurance, sensing complexity, and power consumption still remain.

Most existing works study RRAM, CAM, and IMC separately rather than as a unified system. There is limited research on integrating multistate RRAM with both CAM and IMC in a reconfigurable and power-efficient manner. This creates the need for a new architecture that combines these technologies with effective power management to achieve better performance, reliability, and energy efficiency.

3. EXISTING METHOD

The existing Content Addressable Memory (CAM) architecture is mainly implemented using conventional CMOS- or SRAM-based circuits for high-speed parallel data search. In this system, each CAM cell stores data and compares it with the input search word simultaneously using bit lines, search lines, and match lines. During operation, the match line is precharged, and if the stored data matches the search input, it remains charged; otherwise, it discharges, indicating a mismatch. This parallel comparison makes CAM suitable for applications such as networking, cache memory, and pattern recognition. To improve density and reduce power, RRAM-based CAM has been introduced, where data is stored as resistance levels instead of voltage levels. RRAM-based CAM supports non-volatile storage, fast switching, and multistate operation, allowing multiple bits to be stored in a single cell and enabling higher memory density with lower area and power consumption.

However, both conventional and existing multistate RRAM-based CAM architectures still face several limitations. SRAM-based CAM suffers from high power consumption, large transistor count, reduced scalability, and leakage issues, while RRAM-based CAM introduces challenges such as resistance variability, sensing complexity, sneak path currents, and difficulty in accurately programming and distinguishing multiple resistance states. These issues affect reliability, accuracy, and large-scale integration, especially for modern applications such as artificial intelligence, in-memory computing, and real-time data processing. Therefore, a more efficient and improved system is needed to enhance sensing accuracy, reduce variability and noise effects, improve resistance state stability, and achieve better power efficiency, scalability, and overall performance for next-generation CAM and computing architectures.




Fig. 1: 1-bit mismatch mechanism structure diagram when performing analog voltage search based on an array of 4T2R cells.




Fig. 2: The change of ML line potential and matching as the search voltage is scanned from 0V to 2.

4. PROPOSED METHOD

The proposed system integrates CAM and IMC using multistate RRAM and power gating to reduce power, latency, and sensing complexity in conventional CAM designs. Multistate RRAM enables high-density storage and parallel in-memory comparison, while match-line based sensing ensures fast operation. A PMOS sleep transistor minimizes leakage power during standby. Overall, the design achieves a high-speed, low-power, and scalable architecture suitable for modern data-intensive applications.




Fig. 4: Architecture of Multistate RRAM CAM with Sense Amplifier and Power Gating.

The fig. 4 illustrates the proposed multistate RRAM-based CAM architecture with sense amplifier and power gating. The search lines (SL) provide the input data to the RRAM CAM array, where multistate RRAM cells store and compare data in parallel. The bit lines (BL) are used to access and manage the stored information within the array, while the match lines (ML) indicate whether the input matches the stored data in each row. The match line outputs are then sent to a sense amplifier, which detects the match or mismatch condition and produces the final output (match / no match). To improve energy efficiency, a PMOS-based power gating block with sleep transistor control is included, which helps reduce leakage power by disconnecting inactive circuit blocks during standby mode.

5. RESULTS

Table 1: Extension Comparison Table

Technology	45nm	90nm
MOS count	15	15
Delay (sec)	$59.36e^{-12}$	$38.69e^{-12}$
Power (W)	$7.247e^{-6}$	$8.786e^{-6}$

CONCLUSION

Power gating is an important low-power design technique used in modern VLSI circuits to reduce leakage power, especially in deep-submicron technologies. It works by disconnecting inactive circuit blocks from the power supply using sleep transistors, such as PMOS header or NMOS footer transistors, which allow normal operation in active mode and isolate the circuit in standby mode to minimize leakage current. In addition to reducing standby power, power gating improves thermal management, enhances reliability, and extends device lifespan by lowering unnecessary heat generation. It can be applied at different levels of granularity and may include state retention techniques to preserve circuit data during sleep mode. Although it introduces some area overhead and wake-up delay, proper design can minimize these effects, making power gating a highly effective approach for improving energy efficiency in applications such as CAM, IMC, smartphones, IoT devices, wearable systems, and other next-generation low-power electronics.

DISCUSSION

Power gating is a highly effective technique for reducing leakage power in modern VLSI circuits, particularly as device dimensions continue to shrink in

deep-submicron technologies. By using sleep transistors such as PMOS header or NMOS footer switches, inactive circuit blocks can be temporarily disconnected from the power supply during standby mode, thereby minimizing leakage current while still allowing normal operation during active mode. This not only reduces standby power consumption but also improves thermal performance, enhances circuit reliability, and extends device lifetime by lowering unnecessary heat dissipation. Power gating can be implemented at different levels depending on design requirements and can also be combined with state retention methods to preserve important data during low-power states. Although it introduces certain challenges such as additional area and wake-up delay, these can be effectively managed through careful design and optimization. As a result, power gating has become a key low-power strategy in advanced electronic systems such as CAM, IMC, IoT devices, smartphones, and other energy-efficient next-generation applications.

ACKNOWLEDGEMENT

The authors sincerely thank Dr. Mr. S. Girish Gandhi (Associate Professor, ECE, PBR VITS Kavali) for his guidance, Dr. R. Sravanthi (Professor & HoD, ECE) for providing facilities, and Dr. V. Anil Kumar (Principal, PBR VITS Kavali) for the academic environment that enabled this work.

REFERENCES

- [1] R. Waser and M. Aono, "Nanoionics-based resistive switching memories," *Nature Mater.*, vol. 6, no. 11, pp. 833–840, Nov. 2007, doi: 10.1038/nmat2023.
- [2] S. Rajasekaran, F. M. Simanjuntak, S. Chandrasekaran, D. Panda, A. Saleem, and T.-Y. Tseng, "Flexible Ta₂O₅/WO₃-based memristor synapse for wearable and neuromorphic applications," *IEEE Electron Device Lett.*, vol. 43, no. 1, pp. 9–12, Jan. 2022, doi: 10.1109/LED.2021.3127489.
- [3] Y. Li et al., "Nonvolatile multilevel memory effect in Cu/WO₃/Pt device structures," *Physica Status Solidi*, vol. 4, nos. 5–6, pp. 124–126, Jun. 2010, doi: 10.1002/pssr.201004086.
- [4] F. M. Puglisi, C. Wenger, and P. Pavan, "A novel programverify algorithm for multi-bit operation in HfO₂ RRAM," *IEEE Electron Device Lett.*, vol. 36, no. 10, pp. 1030–1032, Oct. 2015, doi: 10.1109/LED.2015.2464256.
- [5] B. Q. Le et al., "RADAR: A fast and energy-efficient programming technique for multiple bits-

- per-cell RRAM arrays,” *IEEE Trans. Electron Devices*, vol. 68, no. 9, pp. 4397–4403, Sep. 2021, doi: 10.1109/TED.2021.3097975.
- [6] K. Higuchi, T. Iwasaki, and K. Takeuchi, “Investigation of verify programming methods to achieve 10 million cycles for 50nm HfO₂ ReRAM,” in *Proc. 4th IEEE Int. Memory Workshop*, Milan, Italy, May 2012, pp. 1–4, doi: 10.1109/IMW.2012.6213665.
- [7] O. Tyshchenko and A. Sheikholeslami, “Match sensing using matchline stability in content-addressable memories (CAM),” *IEEE J. Solid-State Circuits*, vol. 43, no. 9, pp. 1972–1981, Sep. 2008, doi: 10.1109/JSSC.2008.2001932.
- [8] B. Chen et al., “Ge-based asymmetric RRAM enable 8F2 content addressable memory,” *IEEE Electron Device Lett.*, vol. 39, no. 9, pp. 1294–1297, Sep. 2018, doi: 10.1109/LED.2018.2856537.
- [9] C.-C. Wang, J.-S. Wang, and C. Yeh, “High-speed and low-power design techniques for TCAM macros,” *IEEE J. Solid-State Circuits*, vol. 43, no. 2, pp. 530–540, Feb. 2008, doi: 10.1109/JSSC.2007.914330.
- [10] W. Xu, T. Zhang, and Y. Chen, “Design of spin-torque transfer magnetoresistive RAM and CAM/TCAM with high sensing and search speed,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 18, no. 1, pp. 66–74, Jan. 2010, doi: 10.1109/TVLSI.2008.2007735.
- [11] M. Rios, F. Ponzina, G. Ansaloni, A. Levisse, and D. Atienza, “Running efficiently CNNs on the edge thanks to hybrid SRAMRRAM in-memory computing,” in *Proc. Design, Autom. Test Europe Conf. Exhibit. (DATE)*, Grenoble, France, Feb. 2021, pp. 1881–1886. doi: 10.23919/DATE51398.2021.9474233.
- [12] C. Li et al., “Analog content-addressable memories with memristors,” *Nat. Commun.*, vol. 11, no. 1, p. 1638, Apr. 2020, doi: 10.1038/s41467-020-15254-4.
- [13] Z. Sun, S. Kvatinsky, X. Si, A. Mehonic, Y. Cai, and R. Huang, “A full spectrum of computing-in-memory technologies,” *Nat Electron.*, vol. 6, no. 11, pp. 823–835, Nov. 2023, doi: 10.1038/s41928-023-01053-4. f Y. Feng et al., “Memristor-based storage system with convolutional autoencoder-based image compression network,” *Nat. Commun.*, vol. 15, no. 1, p. 1132, Feb. 2024, doi: 10.1038/s41467-024-45312-0.
- [14] X. Guan, S. Yu, and H.-S. P. Wong, “On the switching parameter variation of metal-oxide RRAM—Part-I: Physical modeling and simulation methodology,” *IEEE Trans. Electron Devices*, vol. 59, no. 4, pp. 1172–1182, Apr. 2012, doi: 10.1109/TED.2012.2184545.
- [15] B. Chen et al., “Physical mechanisms of endurance degradation in TMO-RRAM,” in *Proc. IEDM Tech. Dig.*, Dec. 2011, pp. 12.3.1–12.3.4, doi: 10.1109/IEDM.2011.6131539.
- [16] C. Wang, H. Wu, B. Gao, T. Zhang, Y. Yang, and H. Qian, “Conduction mechanisms, dynamics and stability in ReRAMs,” *Microelectron. Eng.*, vols. 187–188, pp. 121–133, Feb. 2018, doi: 10.1016/j.mee.2017.11.003.
- [17] Y. Zhao et al., “Modeling and optimization of bilayered TaOx RRAM based on defect evolution and phase transition effects,” *IEEE Trans. Electron Devices*, vol. 63, no. 4, pp. 1524–1532, Apr. 2016, doi: 10.1109/TED.2016.2532470.
- [18] S. Shin, K. Kim, and S.-M. Kang, “Compact models for memristors based on charge-flux constitutive relationships,” *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 29, no. 4, pp. 590–598, Apr. 2010, doi: 10.1109/TCAD.2010.2042891.
- [19] S. Kvatinsky, M. Ramadan, E. G. Friedman, and A. Kolodny, “VTEAM: A general model for voltage-controlled memristors,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 62, no. 8, pp. 786–790, Aug. 2015, doi: 10.1109/TCSII.2015.2433536.
- [20] P. Yao et al., “Fully hardware-implemented memristor convolutional neural network,” *Nature*, vol. 577, no. 7792, pp. 641–646, Jan. 2020, doi: 10.1038/s41586-020-1942-4.
- [21] O. Bekdache, H. N. Eddine, M. Al Tawil, R. Kanj, M. E. Fouda, and A. M. Eltawil, “Scalable complementary FeFET CAM design,” in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Monterey, CA, USA, May 2023, pp. 1–5. doi: 10.1109/ISCAS46773.2023.10181788.
- [22] X. Yin et al., “FeCAM: A universal compact digital and analog content addressable memory using ferroelectric,” *IEEE Trans. Electron Devices*, vol. 67, no. 7, pp. 2785–2792, Jul. 2020, doi: 10.1109/TED.2020.2994896.

- [23] R. Rajaei, M. M. Sharifi, A. Kazemi, M. Niemier, and X. S. Hu, “Compact single-phase-search multistate content-addressable memory design using one FeFET/Cell,” *IEEE Trans. Electron Devices*, vol. 68, no. 1, pp. 109–117, Jan. 2021, doi: 10.1109/TED.2020.3039477.
- [24] J. Bazzi, J. Sweidan, M. E. Fouda, R. Kanj, and A. M. Eltawil, “Variability-aware design of RRAM-based analog CAMs,” *IEEE Access*, vol. 12, pp. 55859–55873, 2024, doi: 10.1109/ACCESS.2024.3388730.
- [25] P.-P. Manea, C. Sudarshan, F. Cüppers, and J. P. Strachan, “Non-idealities and design solutions for analog memristorbased content-addressable memories,” in *Proc. 18th ACM Int. Symp. Nanoscale Archit.*, Dresden, Germany, Dec. 2023, pp. 1–6, doi: 10.1145/3611315.3633254.
- [26] Y. Li et al., “Monolithic three-dimensional integration of RRAM-based hybrid memory architecture for one-shot learning,” *Nat. Commun.*, vol. 14, no. 1, p. 7140, Nov. 2023, doi: 10.1038/s41467-023-42981-1.
- [27] W. Wang et al., “Study on multilevel resistive switching behavior with tunable ON/OFF ratio capability in formingfree ZnO QDs-based RRAM,” *IEEE Trans. Electron Devices*, vol. 67, no. 11, pp. 4884–4890, Nov. 2020, doi: 10.1109/TED.2020.3022005.
- [28] W. Ma et al., “Multilevel resistive switching in HfO_x/TiO_x/HfO_x/TiO_x multilayer-based RRAM with high reliability,” in *Proc. 12th IEEE Int. Conf. Solid-State Integr. Circuit Technol. (ICSICT)*, Guilin, China, Oct. 2014, pp. 1–3. doi: 10.1109/ICSICT.2014.7021236.
- [29] Leon Chua, “Memristor—The missing circuit element,” *IEEE Trans. Circuit Theory*, vol. 18, no. 5, pp. 507–519, Sep. 1971, doi: 10.1109/TCT.1971.1083337.
- [30] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, “The missing memristor found,” *Nature*, vol. 453, no. 7191, pp. 80–83, May 2008, doi: 10.1038/nature06932.