

# Design and High Performance Evaluation of a Low Power Bit-Line SRAM PMOS Biased Sense Amplifier

**Kalla Sandhya<sup>1</sup>, Cheepurupalli Krishna Chaitanya<sup>1</sup>, Javapu Sai Kumar<sup>2</sup>, Pulamarasetti Vani<sup>2</sup>, Gandhi Swathi<sup>2</sup>, Surisetty Balakrishna<sup>2</sup>, Geddam Gowri<sup>2</sup>**

<sup>1</sup>Assistant Prof., Dept. of ECE, Visakha institute of engineering and technology, Vizag, India

<sup>2</sup>Student, Dept. of ECE, Visakha institute of engineering and technology, Vizag, India

<sup>1</sup>kallasandhya96@gmail.com, <sup>1</sup>krishnachaitanyach4@gmail.com

<sup>2</sup>saikumarjavapu953@gmail.com <sup>2</sup>vanipolamarasetty2002@gmail.com, <sup>2</sup>gandiswathi333@gmail.com,

<sup>2</sup>surisettybalakrishna83408@gmail.com, <sup>2</sup>gowrigeddam016@gmail.com

\*\*\*

**Abstract** - Sense amplifiers developed into very big circuits due to their significant role in Memory design. The sense amplifier plays a significant role in terms of its recital, Functionality and reliability of the memory circuits. Fast access time and low power Dissipation are achieved with newly developed circuits of sense amplifiers for low voltage supply. Static RAM is the sense amplifiers at the ends of the two Complementary bit lines that amplify the small voltages to a normal logic level. Static RAM (SRAM) is a type of random access memory that retains data bits in its Memory as long as power is supplied. The proposed circuit is a P-type metal oxide Semiconductor (PMOS) biased sense amplifier, which provides very high, output Impedance, has reduced sense delay, and has reduced power dissipation. It performs the same operations as conventional circuits. The proposed circuit has a smaller number of transistors, so sensing delay and power consumption are also reduced. These circuits are simulated and examined using the Tanner EDA tool employing 180 nm technology library parameters.

**Key Words:** Low power consumption, Power Consumption, Sense amplifiers, sense delay, static RAM.

## 1. INTRODUCTION

In computers, in DSP, in microprocessors, and micro controllers although through Microprocessors the main important digital system design is logic design memories. Thus as all we know about Audio players with the frequency, digital cameras with image pixel which have to include in the system. The stored data which have improved quality of increased higher capacities and lower the delay which is required for low sensing delay. By having the sensing timings which have continuous difference voltage with very less customarily decoders with sense amplifier to enhance the staging of towering. Therefore the

difference voltage which shows accurately the amplifying signal is enabled to the enrichment of the circuit. Here by in the SRAM cell which has the more intensive speed with the limited timing.

The sense amplifier memories which have the recognized memory chip which needs the most of the time. Therefore memories chip are the important one in the sense amplifier. Hereby we can know in this paper that the stores memory data which is amplified the signals need the bit lines do the changes to be done in the circuit. We all know that in the new generation of the CMOS technology the world of advanced area which mainly concentrate on the system designer to develop with fast, low power which have the sense amplifier. Now, in recent days, the main quality of power is more important in the memory bit lines which as the signal delays. There by the problem is that the current signal is replaced by the voltage signal, where the problem decreases by the above given solution with the replacement. There by here the small voltage changes in the circuit decreases the power of technology.

The main objective is to design an automatic self-enabled highly reliable electronic notice board. A display connected to a server system should continuously listen for the incoming call from client or user process it. Display it on the LCD/LED screen message displayed should be updated every time the user 2 sends new data only authenticated people should be able to able to access the server.

## 2. LITERATURE SURVEY

In this edition, at thorough analysis of the many amplifiers with power modes, suggested in the open literature have been done in this paper. Therefore, 0.25 pm CMOS technology sense Amplifiers were constructed for the cell, and Microelectronics and simulation results were supplied nearly the bad case, progress and heat, sense time

below various power voltages  $V_{DD}$  and bus line capacitance values. From there, it has been shown that a memory sense amplifier's sensing latency is completely decreased dynamically and that its output are isolated from the bus line or isolated from data line, as appropriate, capacitance's. This is possible for sense amplifiers of the differential latch and clamped bit-line types.

When compared to the others in this research, we all know that those sense amplifiers gives good sense time. Two sense amplifiers are so distinguished in this from their resistance to comforting process and operating temperature variations. The making of a virtual path between the sense using circuits and the bus line prevents this from being more sensitive to the bus line capacitances, which explains why the very straight forward we know that having four transistors in sense amplifier which gives better behavior than the less transistor part and the biased PMOS type sense amplifiers. Under reduced power supply circumstances in the cell, the sense amplifiers of the differential latch type, which as well as the PMOS bias type, practically never function. The other two functions of the four transistor and the less number of transistors sense amplifiers in the cell or severely impacted at less voltage procedure, which the amplifier being the more sensitive in the sense amplifier cell. The vision bus line, which gives valuable protection, keeps reducing to 1.5V power supply voltage. For the cell, CMOS technology sense amplifiers were built, simulation results were delivered almost the worst-case scenario, progress and heat, sensing time below different power voltages  $V_{DD}$ , and bus line capacitance values.

As a result, it has been demonstrated that a memory sense amplifier's sensing latency is entirely reduced dynamically and its area as well, that its output are isolated from the bus line or isolated from the data line, depending on the situation, capacitance's. The differential latch and clamped bit-line types of sense amplifiers are capable of this to the other research participants. Because of their resistance to reassuring process and operational temperature changes, two sense amplifiers are characterized in this way establishing an electronic link between the sense using circuits and the bus line prevents this from being more sensitive to the bus line capacitance's.

It is organized into five sections discusses about few conventional SA designs and includes their detailed study. Firstly introduces a high speed low offset cross coupled latch type current sense amplifier for NVM applications and the Flash memory in particular. The design and its working has been explained in detail, the design has been simulated an analyzed by incorporating  $V_{TH}$  variations and the outputs have been presented. Section 4 discusses about the low offset high speed cross coupled latch type SA for SRAM applications, in which offset and sensing delay lowing have been achieved using body biasing techniques. In this section,

the design has been explained in detail; it has been simulated and analyzed by incorporating MC VTH variations of 10mV in all the devices. The outputs for this sense amplifier design for SRAM have been presented.

ii. EXISTING SYSTEM: Comparison of different current mode sense amplifiers is presented. In

Those circuits, we considered PMOS biased sense amplifier circuits as a references circuit for proposed method by, making some modifications in it. In this circuit, there exist two differential amplifier circuits with current mirrors which it has to be modified in the proposed circuit

iii. PROPOSED SYSTEM: A fast access time and low power dissipation are achieved with newly developed circuits of sense amplifier for low voltage supply. In this proposed circuit here minimizing the mirror transistor so we can have low power dissipation with high performance and less sense delay.

### 3. SENSE AMPLIFIERS

There we know how to construct the Sense amplifier, which includes the parts of transistor. The transistor consists of the three important parts and which are named by access transistor, driver transistor and load transistor. In the below diagram, which are MN1 transistor to MN6 transistor is called the access transistor, MN3 transistor and MN4 transistor is called the driver transistor, and MP3 transistor and MP4 transistor called the load transistor.




Fig.1 sense amplifier

For the better understanding of the circuit we have to know the before state of the cell in the amplifier. let us consider which has the sense amplifier has already have the big data which have with the result of node Na and have the big status at the node Nb. where the both node Na, and node Nab has low status, which results in the output. The transistor MP4 & MN3 transistor which turn on, and transistor MP3 & transistor MN4 In modern computer memory, a sense amplifier is one of the elements which make up the circuitry on a semi-conductor memory chip (integrated circuit); the term itself dates back to the era of magnetic core memory.

A sense amplifier is part of the read circuitry that is used when data is read from the memory; its role is to sense the low power signals from a bit line that represents a data bit (1 or 0) stored in a memory cell, and amplify the small voltage swing to recognizable logic levels so the data can be interpreted properly by logic outside the memory.

Modern sense-amplifier circuits consist of two to six (usually four) transistors, while early sense amplifiers for core memory sometimes contained as many as 13 transistors. There is one sense amplifier for each column of memory cells, so there are usually hundreds or thousands of identical sense amplifiers on a modern memory chip. As such, sense amplifiers are one of the few remaining analog circuits in a computer's memory subsystem.

#### 4. DESIGN PROCEDURE OF SENSE AMPLIFIER

The below biased amplifier shows impedance with high output, and with no error of static. From this implemented project of these, circuit includes terminals of gate in the transistor T1, Transistor T2 and transistor T7 are short connected in the below figure. From here the output Impedance increases,  $I_r$  is more from  $I_c$ . The  $I_r$  will flows through the bus line BL1, the IL2 Flows by the bus line BL2.

The biased amplifier provides high output impedance, no static error. In this proposed circuit the gate terminals of T1, T2 and T17 are short circuited and  $I_r$  is greater than  $I_C$  then there is a light difference of current flowing through both bit lines. So the current  $I_i - I_d$  will flows through the bit-line BL2 and current  $I_l$  will flows through the bit-line BL1. Transistor pairs T3-T4 and T5-T6 are exactly coincided. So, input and output potentials are approximately the same, then in principle the input and output currents are equal. Number of transistors is reduced and compared to the conventional type of sense amplifiers.




Fig2 biased amplifier

Therefore, sense delay and power dissipation gets reduced. The conventional PMOS bias type sense amplifier has more number of transistors and Power consumed is also higher side. In the proposed circuit OUTL is taken across T1 and T3 and OUTR across T2 and T4. The modified sense amplifier reduces the power Consumption and sense delay. Now here we pair transistor T3 and transistor T4, and transistor T5 and transistor T6 which are exactly parallel connected. Hence from output energies and input energies are equally same, by then in where the principle of output currents and input currents are almost similar. By this we can know that Number of transistors get decreases which is compared with the different type of amplifiers with sensors. Hence, we have and power dissipation and delay of sense amplifier from circuit which have reduced from the Sense amplifiers of differential biased PMOS type sense amplifier have more number of transistors with the high power consumption. Here we have the proposed method output is taken between transistor T1 and transistor T3 and output OUTR across transistor T2 and transistor T4. Therefore we have identified sense amplifier which reduces the power consumption of the circuit and sense delay of circuit. The working principle which has of the implement of two sense amplifier having circuit has the input development.

The part of the circuit contains the transistors T7 to transistor T11 which are used to charge the bit lines in the phase of pre charging amplifier. The selection process of input is given to provide the differential currents with voltage to the circuits. Here we have there are two constant current sources of voltages having the bit-line capacitance across it in this project.

We have three equalizer inputs which are used to bring the bit lines at equal potential of the system. Furthermore, the notation EQ1 is normally on equalizer1. The output soutL and output out R are taken between the inverters which are connected across load capacitance in circuit. Thus the gate signal form the third equalizer EQ3 input is given from the voltage bias generator from the circuit. The determination of their



circuit, here exists only one current mirror circuit of the base cell.

By this project, we have implemented of PMOS sense amplifier which is biased and given from the output of the circuit. As early as procedure time and with low power dissipation are gained, which have early implemented circuits of sense amplifier for the low voltage power Supply of the project Access transistor, driver transistor and load transistor. In the below diagram, which are MN1 transistor to MN6 transistor is called the access transistor, MN3 transistor and MN4 transistor is called the driver transistor, and MP3 transistor and MP4 transistor called the load transistor. Thus from the diagram of sense amplifier we can understand the working procedure of basic sense amplifier in the circuit cell. For the better understanding of the circuit we have to know the before state of the cell in the amplifier. let us consider which has the sense amplifier has already have the big data which have with the result of node Na and have the big status at the node Nb. where the both node Na, and node Nb has low status, which results in the output. The transistor MP4 & MN3 transistor which turn on, and transistor MP3 & transistor MN4 turn off. Hereby we know that the each data from the bit line comes to the circuit cell which is intimated to become zero.

## 5. RESULTS:

Before going on to the proposed design practically, the results were constructed with the tools available in the simulator. And then by making the appropriate circuit connections as discussed earlier using the virtual wires and then writing the hex code on to the virtual micro controller we can observe the results of the proposed method. The process of simulation of the project is as follows.




Fig. 3 Sense amplifier output




Fig 4 Biased sense amplifier output

## 6. CONCLUSION

The proposed circuits have less number of transistors, so that sensing delay and power consumption are also reduced. These circuits are simulated in Tanner EDA tool with 45nm technology libraries. The simulated graphs are drawn for sense delay and power consumption at different supply voltages. Since power consumption plays crucial role in DSP application where SRAMs (sense amplifier is an essential part in SRAM) are widely used.

Two new sense amplifiers were designed using Tanner EDA by employing 180nm CMOS Technology and the transient results of the proposed sense amplifiers were congruent with the theoretical analysis. Also, the graph is drawn for a simulated sensing delay at different supply voltages. The proposed circuits have less number of transistors, so that sensing delay and power dissipation are also reduced. Since power consumption plays crucial role in DSP application where SRAMS (sense amplifier is an essential part in SRAM) s are widely used, by using Low Power techniques we can further reduce the power consumption and transistor count.

## ACKNOWLEDGEMENT

Authors are grateful to the Chairman, Principal and HoD of ECE Visakha Institute of Engineering and Technology, Visakhapatnam to carry out this research work.

## REFERENCES

- [1] Chrysanthopoulos, Y. Moisiadis, Y. Tsiatouhas and A. Arapoyanni, "Comparative study of different current mode sense amplifier in submicron CMOS technology", IEEProc.-Circuits Syst., Vol.149, No.3, June 2002, pp.154-158
- [2] S. Yang, W. Wang, N. Vijayakrishnan, and Y. Xie, "Low-leakage robust SRAM cell design for sub-100nm technologies", in Proc.ASPDAC, 2005, pp.539-544
- [3] Mahendranath. B and Avireni Srinivasulu, "Performance analysis of a new CMOS output buffer", in proc.of IEEE International Conference on Circuit, Power and Computing Technologies, Kumaracoil, India, Mar 21-22, 2013, pp. 752-755. DOI:10.1109/ICCPCT.2013.6529041.
- [4] T.Srivishnavi and A.Srinivasulu, "A current mode Schmitt trigger based on Current Differencing Transconductance Amplifier: without any passive components", in proc.of IEEE International Conference on Signal Processing, Communications and Networking, Chennai, India, March 26-28, 2015, pp.14. DOI:10.1109/ICSCN.2015.7219884.
- [5] Madira Suma, V.Venkata Reddy and Avireni Srinivasulu, "Current mode Schmitt trigger based on ZC-current differencing transconductance amplifier", in proc. of IEEE International Conference on Inventive Computation Technologies, pp. 439-443, Aug 26-27, India.
- [6] Z.H. Kong, K.S. Yeo, and C.H. Chang, "An ultra low-power current mode sense amplifier for SRAM applications", J. Circuits, Syst. Compute, Vol. 14, No. 5, pp. 939-951, 2005.
- [7] Yeo, K.S. Goh, W.L. Kong, Z.H. Zhang, Q.X., and Yeo, W.G.: "High performance low-power current sense amplifier", IEE Proc., Circuits Devices Syst., Vol. 149, No. 56, pp.308-314, 2002
- [8] K.S. Yeo, W.L. Goh, Z.H. Kong, Q.X. Zhang, W.G. Yeo, "High performance, low-power current sense amplifier using a cross coupled current-mirror configuration", IEEE Proc. Circuits Device Syst., Vol. 149, No. 56, pp. 308-314, Oct./Dec. 2002.
- [9] E. Seevinck, P. J. Van Beers and On trop, "Current-mode techniques V for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAMs", IEEE J. Solid-State Circuits, 1991.