

DESIGN AND IMPLEMENTATION OF NOVEL ADDER AND MULTIPLIER IMAGE ENHANCEMENT APPLICATION

Nilofurnisha J¹, Abinaya S², Hemasree R³, Mahalakshmi A⁴, SuganyaC⁵

^{2,3,4,5} UG Student, Electronics and Communication Engineering, Bharathiyar Institute of Engineering for Women (Autonomous), Salem, Tamil Nadu, India

¹ Assistant Professor, Electronics and Communication Engineering & Bharathiyar Institute of Engineering for Women (Autonomous), Salem, Tamil Nadu, India

Abstract--Image enhancement is an important technique in digital image processing used to improve the quality and visual appearance of images. In many real-time applications such as medical imaging, satellite imaging, and surveillance systems, high-speed and efficient image processing is required. Arithmetic operations like addition and multiplication play a major role in image processing algorithms. Therefore, designing efficient adder and multiplier circuits is essential for improving the overall performance of image enhancement systems. In this project, a novel adder and multiplier architecture is designed and implemented to enhance image processing performance. The proposed design focuses on reducing computation delay, improving processing speed, and optimizing hardware utilization.

The developed arithmetic units are integrated into an image enhancement application to perform operations such as brightness adjustment and contrast improvement. The implementation is carried out using hardware description and simulation tools, and the performance is evaluated in terms of speed, accuracy, and resource usage. Experimental results show that the proposed design provides better efficiency compared to conventional arithmetic circuits. The system can be effectively used in real-time image enhancement applications where high performance and faster computation are required.

Keywords- Image Enhancement, Adder, Multiplier, FPGA, Low Power, High Speed

1. INTRODUCTION

Digital image processing has become a rapidly growing field due to its wide range of applications in areas such as medical imaging, remote sensing, surveillance systems, and multimedia technologies. Image enhancement is one of the most important techniques in digital image processing, which focuses on improving the visual quality of images and making them more suitable for analysis and interpretation.

Image enhancement involves operations such as contrast improvement, noise reduction, sharpening, and brightness adjustment. These operations require efficient arithmetic computations, especially addition and multiplication, which are the fundamental building blocks of most image processing algorithms.

In conventional systems, arithmetic circuits such as Ripple Carry Adders (RCA) and traditional multipliers are commonly used. However, these designs suffer from major limitations including high propagation delay, increased power consumption, and reduced computational efficiency. These issues become more critical in real-time image processing applications where speed and power efficiency are highly important.

To overcome these challenges, there is a need for optimized and high-performance arithmetic units. This project focuses on designing and implementing a novel adder and multiplier architecture that enhances the performance of image enhancement systems. The proposed design aims to achieve faster computation, reduced delay, and lower power consumption compared to existing methods.

Furthermore, the implementation of the proposed system using FPGA-based tools allows for flexible design and efficient hardware realization. The improved performance of arithmetic units directly contributes to better image quality and faster processing, making the system suitable for real-time applications.

2. RELATED WORKS

In digital image processing, arithmetic circuits such as adders and multipliers play a crucial role in determining system performance. Over the years, several architectures have been proposed to improve speed, reduce power consumption, and optimize area.

The Ripple Carry Adder (RCA) is one of the simplest adder designs. It has a straightforward structure and is easy to implement. However, it suffers from high propagation delay because each bit has to wait for the carry

from the previous stage. This makes it unsuitable for high-speed applications.

To overcome this limitation, the Carry Look-Ahead Adder (CLA) was introduced. It improves speed by calculating carry signals in advance, thereby reducing delay. However, this design increases circuit complexity and requires more hardware resources.

In terms of multiplication, the Booth Multiplier is widely used to reduce the number of partial products, which improves efficiency. Despite this advantage, it still consumes considerable power and may introduce complexity in implementation.

Another efficient design is the Wallace Tree Multiplier, which reduces computation time by performing parallel processing of partial products. Although it provides high speed, it increases the hardware area and design complexity.

From the literature, it is observed that most of the existing designs focus on improving either speed or power efficiency, but not both simultaneously. Therefore, there is a need for a balanced design that achieves high speed, low power consumption, and efficient performance.

3. PROPOSED METHODOLOGY

The proposed methodology focuses on improving image enhancement performance using an optimized arithmetic architecture consisting of a novel adder and an efficient multiplier. The overall system is designed to reduce propagation delay, minimize power consumption, and increase computational speed.

The methodology begins with acquiring the input image, which is then converted into a digital pixel matrix for processing. Pre-processing techniques such as noise removal and normalization are applied to improve the quality of the input image.

The core processing stage involves the use of a novel adder and an optimized multiplier. The novel adder is designed to perform high-speed addition operations with reduced delay, while the multiplier efficiently handles multiplication with lower power consumption. These arithmetic operations are applied to pixel values to enhance image features such as brightness, contrast, and clarity.

The processed pixel values are then combined to reconstruct the enhanced image. The final output image exhibits improved visual quality compared to the original input image.

Step-by-Step Methodology

Image Acquisition:

The input image is obtained from a dataset or real-time source.

Pre-processing:

Noise removal and normalization techniques are applied.

Pixel Conversion:

Image is converted into matrix format for processing.

Arithmetic Processing:

Novel Adder performs fast addition Optimized Multiplier performs efficient multiplication

Enhancement Process:

Pixel values are modified to improve image quality.

Image Reconstruction:

Processed pixels are combined to form enhanced image.

Output Generation:

Final enhanced image is obtained.

ALGORITHM

The algorithm used in the proposed system focuses on improving image quality using optimized arithmetic operations such as addition and multiplication.

Step-by-Step Algorithm:

Step 1: Input image is acquired from dataset or real-time source

Step 2: Convert the input image into pixel matrix format

Step 3: Perform preprocessing techniques such as noise reduction and normalization (if required)

Step 4: Apply the novel adder to perform fast addition of pixel values

Step 5: Apply the optimized multiplier to perform efficient multiplication operations

Step 6: Modify pixel intensity values to enhance contrast and brightness

Step 7: Combine processed pixel values to reconstruct the image

Step 8: Generate the enhanced output image.

4. RESULT & DISCUSSION

The proposed system was implemented and tested using simulation tools such as Vivado and ModelSim. The performance of the system was evaluated based on key parameters like propagation delay, power consumption, and computational efficiency.

Performance Analysis:

Propagation Delay:

The proposed novel adder and multiplier significantly reduce delay compared to conventional designs like Ripple Carry Adder and traditional multipliers.

Power Consumption:

The optimized architecture consumes less power due to efficient logic design, making it suitable for low-power applications.

Speed:

Faster arithmetic operations improve overall image processing speed, which is essential for real-time applications.

Image Quality:

The output image shows noticeable improvement in brightness, contrast, and clarity when compared to the input image.



Fig.1 before and after output image

Discussion:

The results indicate that the proposed system performs better than existing systems in terms of speed and efficiency. By optimizing both the adder and multiplier, the system achieves a balance between high performance and low power consumption.

5. CONCLUSION AND FUTURE SCOPE

In this paper, a novel adder and multiplier design for image enhancement applications has been successfully implemented. The proposed system addresses the limitations of conventional arithmetic circuits by reducing propagation delay and power consumption.

The improved performance of arithmetic operations directly enhances image processing efficiency and output quality. The system is suitable for real-time applications due to its high speed and optimized design.

Overall, the project demonstrates that efficient arithmetic architectures can significantly improve the performance of digital image processing systems.

REFERENCES

- [1] S. Knowles, "A Family of Adders," Proc. IEEE Symposium on Computer Arithmetic, 2001.
- [2] R. P. Brent and H. T. Kung, "A Regular Layout for Parallel Adders," IEEE Trans. Computers, 1982.
- [3] C. S. Wallace, "A Suggestion for a Fast Multiplier," IEEE Trans. Electronic Computers, 1964.
- [4] R. C. Gonzalez and R. E. Woods, Digital Image Processing, Pearson, 2008.
- [5] K. K. Parhi, VLSI Digital Signal Processing Systems, Wiley, 1999.
- [6] N. H. E. Weste and D. Harris, CMOS VLSI Design, Pearson, 2011.
- [7] S. Vadlamudi et al., "Enhancing Image Processing Using Approximate Multipliers," IJCESEN, 2024.
- [8] T. Mendez and M. Badiger, "Power-Efficient Multipliers for Image Sharpening," ETASR, 2025.
- [9] M. B. R. Srinivas et al., "Optimized Approximate Multiplier for Image Applications," Scientific Reports, 2025.
- [10] "Efficient Approximate Multipliers for Image Processing," Microprocessors and Microsystems, 2023.
- [11] "Low-Cost Approximate Multipliers for Image Processing," Integration VLSI Journal, 2024.
- [12] Chandaka & Narayanam, "Hardware Efficient Approximate Multiplier Architecture," Journal of Electronic Testing, 2022.
- [13] "Energy Efficient Approximate Multiplier for Image Processing," Results in Engineering, 2024.
- [14] "Multiplier less Architecture for Image Convolution," MDPI Journal of Low Power Electronics, 2025.