International Journal of Scientific Research in Engineering and Management (IJSREM)
Volume: 05 Issue: 12 | Dec - 2021 ISSN: 2582-3930

# Design and implementation of optimized parallel prefix based FIR filters for software defined radiochannelizer applications.

**Bala Rohith Ram Charan [1], Sravan Kumar [2]**

*[1] PG Student, Department of Electronics and Communication Engineering, Sri VenkateswaraInstitute Of Technology, Ananthapuramu*

*[2] Associate Professor, Department of Electronics and Communication Engineering, SriVenkateswara Institute Of Technology, Ananthapuramu*

***Abstract*—** For the software defined applications, the different approaches to solve the channel equalize problems have been presented .If the convectional multipliers and adders are used it tend to delay the overall system to rectify the mistake reconfigurable multipliers ,adders and other logic designs.We have tried to optimize the different paraeters like area , delay power leakage ,throughput and latency. Verilog HDL is used in this design .The newly designed distributed arthimetic based reconfiguarable FIR is designed 64 tap filter length.The comparison between different parameters have been carried out. The results of the existing and proposed architecture is done. Throughput of latiency have improved by 14.3% and 23%

***Keywords*—**Distributed arthimetic, LUT,Finite Impulse response,Residual number system., Software Defined radio.

## I. INTRODUCTION

Earlier, modulo LUT based multipliers were used for DSP applications, where this multipler is usually recommended for lower word lengths , such as 4 and 8 bits , which take up a lot of space. To multiply the larger numbers , in proposed modulo 2N-1 multiplier which is memory less and can be realized by using binary aders, multipliers and logi c gates. When various outcomes are processed in equal amounts, the FIR channel plan also depends on the number of defer units used, the capacity of coefficints, and the record of fractional values in multipliers. With adjustable and longer channel lengths and increased use of regiters free of square size, DA provides a superior solution to the aforementioned challenges. For the extraction of restricted-band signals, a channel equaliser is required. Theusage of a FIR channel allows for better narrow band signal extraction from channels. The proposed FIR channelhas 64 taps, each of which is split into four LUTs, each of which holds 16 channel coefficents. One of the most difficult tasks in computerised correspondence connected to Software Defined Radio is extracting narrow channels from wide band channels . The extraction of narrow band signal is typically the testing period in remote correspondence . To enable advanced correspondence for trans-collecor of multipurose, various informationftransmission, SDR completely relies on restricted band signal. Optimization of FIR filter can be achieved by using parallel prefix adder based FIR filtersThe overall effect of noise, delay on system can reduced by applying DA based parallel prefix adder Filters.

Power consumption in normal filter is more, instead we can use the parallel prefix based adders and filters.

High-speed is obtained by introducing the high speed DA based FIR Filters

## II. PROBLEM STATEMENT

If we go for any type of filters the major concern is about
1.Power consumption.
1.Delay.
Power consumption happens mainly due to high transitions happening in the processing of data.
If we are able to develop an algorithm to reduce the number of transitions we will be able to reduce the powerProposed algorithm. The innovative Distributed Arithmetic-Reside Number System (DA-RNS)-based architecture for high-speed Finite Impulse Response channel. In the proposed technique, information is handled in Binary Code (BC), while the result is represented using Look-up Tables (LUTs). The usage of LUTs is advantageous since it avoids reasoning complexity caused to the 2k modulo factor.

## III. Proposed Algorithm

The proposed PPA gathers the LUT result in a short term basis, and productivity can be improved by 12%. The number of adders required for the

equalisers appliction is 816 . The main segment in Fig 1 is perusing of LUT esteems in equal and exposed to computational activity , the outputs of midway products are taken care of to PPA to build the item outputs with little delay of PPA inactivity, as shown. The coefficients stored in the LUTs are shared equallyamong all of the registers, resulting in (x-k) information testing. When compared to traditional dLUT, the sharing concept significantly reduces delay and region utilisation.




Fig 1.Optimized LUT in DA RFIR filter design

A. Partial Products Generator and Coefficients of filter

Fig.1shows the concurrent DA-based RFIR filter for N=64, number of LUTs size L=4 and the number of coefficients in each LUT is 16. LUT's and Parallel Prefix Adder (PPA). In Shift Adder Tree (SAT) proposed for LUT coefficients sto rage and to add partialproducts which are generated in mu ltiplier RFIR for optimization of delay Thenumber of adde r required in SAT for N=64 is 2072 .Further optimization can bedone in terms of delay and number adder by incor porating parallel prefix adder to the DA based multiplieIn the brief time frame energy-based VAD, the energy of the discourse signal casing is contrasted and the edge contingent upon the commotion level.

The proposed PPA gathers the LUT values to parallel waydeferralandproductivitycan be improved by 12% .For S DR equalizer application number of addersrequired is 816 .

The channelcoefficientstores in 4 LUT's forplaying out the RFIR channelactivities and applied forSDR channel equali zer to deliver commotion less y(n) and changed engineering of PPGC store is displayed in Fig.3.4..All Coefficients are putaway in all LUT's and these Coefficients are added wi th PPGC yields to createnumber of incomplete items and t hese are added utilizing PPA .

Each LUT havechannel selectors as addresses to choose th e necessary .The refreshed LUTCoefficients exhaustive M MUX cluster are gets the information by fractional item and contribution to PPA.




Fig.2.Block diagram of Channel Equalizer ofSDR application applied to DA-LUT based RFIR

IV. EXPERIMENTAL RESULTS



FIG 3: . Simulated results of DA-LUT RFIR on Xilinx.

For the given delay units along its qualities and coefficients are registered utilizing customary strategy as given above and its last value is 96.

y[n]= x[n-3]*h[n-3]+x[n-2]*h[n-2]+x[n-1]*h[n-1]+x[n]*h[n]

y [n] =x[0]*h[0]+x[1]*h[1]+x[2]*h[2]+x[3]*h[3]

= 4x7 + 5x6 + 6x4 + 7x2

= 28 + 30 +24 + 14

= 96.

.



Fig 4.Simulated resultsof RFIR for SDR channel equalizer

The merits of proposed DA-RFIR channel are the unbiased to truncation mistakes and utilization of number of LUTs is extremely less. The Simulation results of both existing and proposed DA with 64tap plan and DA with LMS based SDR equalizer for 64 tap is displayed . Virtual Input/Output (VIO) IP center is coordinated to plan for approval of every single middle signals, information and resulting signals is displayed in. The plan is reproduced utilizing Modelsim apparatus and simple type of recreated results are displayed in Figure.

## v.Conclusion

The disseration is mainly concerned on the analysis of the direct form structure in terms of complexity of registers and optimization of number of LUTs that is memory less for the design of FIR, and it is explored to reconfiguration and reuse of registers. The partial products of DA-based multiplier have been optimized by reducing the number of LUT's from eight to four LUTs and 16 filter coefficients in each LUT. The delay produced in each partial product has been minimized by using faster PPA proposed by Ling equation. The proposed DAbased reconfigurable FIR with PPA supported for larger filter size with minimum of registers and LUTs usage.

## VI. References

Mohanty, B.K. and Meher, P.K., 2012. A high-performance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm. *IEEE transactions on signal processing*, *61*(4), pp.921-932.

Mohanty, B.K. and Meher, P.K., 2015. A high-performance FIR filter architecture for fixed and reconfigurable applications. *IEEE transactions on very large scale integration (VLSI) systems*, *24*(2), pp.444-452.

Budati, A.K. and Polipalli, T.R., 2019. Performance analysis of HFDI computing algorithm in intelligent networks. *International Journal of Computers and Applications*, *41*(4), pp.255-261.

Chen, J. and Chang, C.H., 2009. High-level synthesis algorithm for the design of reconfigurable constant multiplier. *IEEE transactions on computer-aided design of integrated circuits and systems*, *28*(12), pp.1844-1856.

Chen, J., Chang, C.H., Feng, F., Ding, W. and Ding, J., 2014. Novel design algorithm for low complexity programmable FIR filters based on extended double base number system. *IEEE Transactions on Circuits and Systems I: Regular Papers*, *62*(1), pp.224-233.

Chen, K.H. and Chiueh, T.D., 2006. A low-power digit-based reconfigurable FIR filter. *IEEE Transactions on Circuits and Systems II: Express Briefs*, *53*(8), pp.617-621.

Chenghuan, X.C.X., He, C.H.C., Shunan, Z.S.Z. and Hua, W.H.W., 2003, October. Design and implementation of a high-speed programmable polyphase FIR filter.

In *ASIC, 2003. Proceedings. 5th International Conference on* (Vol. 2, pp. 783-787). IEEE.