DESIGN OF MULTILEVEL INVERTER USING NEUTRAL POINT CLAMPED INVERTER WITH REDUCED PART COUNT

Nandhini. R,*PG Scholar,* Dr.V.Prasanna Moorthy, *Associate Professor,*

Department of Electrical and Electronics Engineering, Government College of Technology, Coimbatore,

Tamil Nadu, India-641013

Abstract -**Multilevel inverter is a power electronic device mainly suitable for renewable energy systems and industrial applications. It is used for high voltage with reduced stress across individual devices, low switching and conduction losses with minimum harmonic ripples.In this paper, a single-phase nine-level inverter using neutral point-clamped inverter is connected in cascade to a floating capacitor (FC) H-bridge connection where PWM pulse is generated. In comparison to conventional and recent topologies, generation of the 9L waveform using a lower number of switches in neutral point clamped inverter possess less disturbance, reduced harmonic ripples and minimize the semiconductor losses across the devices.The proposed neutral point-clamped inverter with reduced part count topologies are designed and investigated using MATLAB/Simulink. This simulation result exhibits that the proposed inverter reduces the switching losses in the devices**

INDEX TERMS- **Floating Capacitor (FC), Nine Level (9L).**

I. INTRODUCTION

Multilevel inverters (MLIs) used for its popularity for medium voltage and high power applications due its different advantages when compared to its two-level inverters. It mainly consist of lower voltage stress across the switches, better output voltage quality across the devices and current waveforms and common-mode voltages with lower condition. For medium voltage inverters, cascaded H-bridge (CHB), Neutral point clamped (NPC), and Flying Capacitor (FC) are the topologies which are connected primarily connected to the proposed inverter [1]. Among them, NPC and FC provide a common dc-link voltage which is a strict requirement for many application devices i.e. industries and renewable energy sources. Of many conventional multilevel inverter topologies, T- type neutral point clamped (NPC) inverters mainly used in industrial motor drive applications. Yet, for medium voltage applications, higher level multilevel inverters which reduces the voltage stress across the switches, output waveforms gets improved with lower harmonic distortion, lower electromagnetic interference, reduced stress across the semiconductor devices, and fault-tolerant operation. The low voltage/power applications due to reduction in filter requirement, switching losses and better power quality output mainly used in the inverters for various applications.

In addition, they are also mainly used in for grid-connected renewable system i.e., for the solar Photo Voltaic (PV) connected system. The solid connection between the grid and the PV module via connected in neutral point of NPC or ANPC topologies which is used to keep the Common Mode Voltage (CMV) constant which reduces the leakage current in the system [2]. This condition is equally appealing for the applications of motor drives and marine power supply.

There are three types of classic multilevel inverter topologies are Neutral Point Clamped (NPC), Flying Capacitor (FC) and hybrid structure consisting of H-bridge and NPC for the multilevel inverters. In these Single-phase leg of multilevel inverter generates the nine-level output voltage as an output across the devices. They are different advantages besides that, the main drawback of the inverter is complex in their control and their structure technique [3]. In addition to that, they have their higher dc-link voltage (two times the peak ac output voltage), which has the additional front-end boost dc-dc converter or string of series which is connected to the PV modules to lift the dc-link voltage for active power control to the grid. The power conversion in the multistage which reduces the efficiency and reliability of the device, increasing the size and cost of the system is the main drawback of the system. The boost stage which is connected in additional can be eliminated by connecting PV modules in series (string) to produce high dc link voltage across the circuit.

They use of a high number of part counts in multilevel inverters which increases both the intricacy of the circuitry as well as the complexity of the control scheme involved from the industrial point of view. This causes thehigher cost of the system and reduced reliability. Therefore, this proposed method presents a hybrid 9L inverter on the basis of reduced part count, less disturbance, minimizes the semiconductor losses and low harmonic ripples.

A comparison is carried out between the inverters and it illustrate the different characteristics and the advantages about the proposed nine level inverter

In this, single phase grid connected system comprises the NPC topology is simulated and the comparison is made through the simulation results. Simulated waveform is for both the steady state and transient conditions for the proposed hybrid inverter.

II.   SOLAR CELL PV MODULE

Renewable sources of energy growing its importance due their consumption and exhaustion of fossil fuel which tremendously increases. Also, solar energy is the easily available source of energy and its consumption is free of cost. Moreover, solar energy is the best among all the renewable energy sources when compared to other resources because of its non-polluting and easily available. Energy is calculated by the energy supplied by the sun in one hour is equal to the amount of energy required by the human in one year. Photo voltaic arrays are used in many applications such as water pumping, street lighting in rural town, battery charging and grid connected PV systems and other renewable sources which is application oriented. As known from a Power-Voltage curve of a solar panel, there is an optimum operating point such that the PV delivers the maximum possible power to the load. The optimum operating point changes with solar irradiation and cell temperature.

A.   PHOTOVOLTAIC CELL

Photovoltaic cell can generate the electricity from the sun. PV panel works under the photoelectric effect. It directly converts sunlight into electricity. The diagram of PV based system is shown in Figure1


Figure 1 PV based system

B.   PV EQUIVALENT CIRCUIT

Solar cells are connected in both the series and parallel connection to set up the solar array. Solar cell which produces the dc voltage when the panel is exposed to sunlight. Figure 2 shows the equivalent circuit model for a solar cell. Solar cell can be considered as a non-linear current source. The generated current depends on the characteristic of material, solar cell age, irradiation and cell temperature.


Figure 2 Equivalent Circuit of Solar Panel

Figure3 P-V Characteristics of Solar Panel for Various Irradiance

C.   MAXIMUM POWER POINT
TRACKING(MPPT)

They are different methods in maximum power point tracking. In the incremental conductance method, the controller measures incremental changes in PV array current and voltage to predict the effect of a voltage change. This method requires more computation in the controller, but can track changing conditions more rapidly when compared to the perturb and observe method (P&O). Like the P&O algorithm, it can produce oscillations in power output.

This method utilizes the incremental conductance (dI/dV) of the photovoltaic array to compute the sign of the change in power with respect to voltage (dP/dV). The incremental conductance method computes the maximum power point by comparison of the incremental conductance (I_Δ / V_Δ) to the array conductance (I / V). When these two are the same (I / V = I_Δ / V_Δ), the output voltage is the MPP voltage. The controller maintains this voltage until the irradiation changes and the process is repeated.

In incremental conductance method the array terminal voltage is always adjusted according to the MPP voltage. It is based on the incremental and instantaneous conductance of the PV module.


Figure 4 Incremental conductance method on a P-V Curve of solar module

$dIdV = - IV$ At MPP

$dIdV > - IV$ Left of MPP

$dIdV < - IV$ Right of MPP

Where I and V are P-V array output current and voltage respectively. The left hand side of equations represents incremental conductance of P-V module and the right hand side represents the instantaneous conductance. When the ratio of change in output conductance is equal to the negative output conductance, the solar array will operate at the maximum power point.

III. PROPOSED NINE LEVEL INVERTER OPERATING PRINCIOLE AND CONTROL

The NPC topology has been adopted for high power applications as it can achieve better harmonic reduction than traditional two-level voltage source inverters and the associated control strategies help to minimize semiconductor losses.

When an NPC module is used as in inverter operation, the DC-link voltage can be converted into a variable alternating voltage and variable frequency. In contrast to a half-bridge or six pack, an NPC topology offers an additional voltage level at the output. The potential not only jumps to DC+ and DC, it can also have a status of 0.

The inner IGBT switches are called NP (neutral point) and the centre-point of the DC-link is switched to the output. At real or active power, these are switched at just 50 Hz and thus correspond to the positive or negative sinusoidal half-wave. Usually operated at a higher frequency, the outer switches generate the sine wave. This requires from components half the blocking voltage capability needed for conventional topologies.

A. BLOCK DIAGRAM

Figure 5shows the overall operation of multilevel inerter using Neutral Point Clamped Inverter. PV module is directly connected to the DC to DC converter using MPPT converter. MPPTtracks the maximum voltage using incrementalconductance algorithm. The output voltage from the PV module is given to the boost which increases the output voltage to the maximum


Figure 5 block diagram of multilevel inverter using Neutral Point Clamped Inverter

The output voltage is given as input to the NPC inverter connected in cascade across a floating capacitor (FC) H-bridge. The PWM pulse is generated and is given to the NPC inverter through the MPPT controller. From the inverter, it is then given to the load or grid. It is mainly used in industrial applications.

B. OPERATION OF NEUTRAL POINT CLAMPED INVERTER

A hybrid, two-bridges, multilevel structure with asymmetrical sources of Neutral Point Clamped Inverter has key advantages over the VSC-NPC and Flying Capacitor VSC. For instance, it can provide a higher number of voltage levels with fewer switches. In addition, the hybrid topology has no need of capacitors or transformers for its basic operation.

As a consequence, using the latter configuration, a sine waveform can be reproduced with lower harmonic distortion than with other multileveltopologies. The generation of different voltage levels in Vout, from the cascade cell converter, is shown in Figure 6.


Figure 6 circuit diagram of Neutral Point Clamped Inverter

This voltages are obtained based on the algebraic sum of voltages $V_{C1}$and V_{C2}as shown in Table 4.1, where $H_1$and H_2bridges generate combinations independent of voltage versus time, being $V_{H1}\epsilon$ {+ V_{C1}, 0, − V_{C1}}; and V_{H2}, {+ V_{C2}, 0, − V_{C2}};respectively. Finally, the magnitude and phase shift of I_{out} depend on the type of load connected to converter, which can be an independent load or a distribution electrical grid. The voltages of each H-bridge converter (VH1 and VH2) can be defined by Equations

$$V_{H1} = V_{C1}[S_{1,1} − S_{1,3}]$$

$$V_{H2} = V_{C2}[S_{2,1} − S_{2,3}]$$

The currents of each H-bridge converter (IH1 and IH2) can be d

$$I_{H1} = I_{C1}[S_{1,1} − S_{1,3}]$$

$$I_{H2} = I_{C2}[S_{2,1} − S_{2,3}]$$

Figure 6 shows the nine levels DC/AC cascaded hybrid topology implemented in this research. It should be mentioned that for the topology employed specifically here, the voltage levels V_{C1} and V_{C2} have to satisfy the followingratio

$$V_{C1} = \frac{3}{2}V_{C2}$$

Where $V_{c1} \approx V_{in} \cdot D_1$ and $V_{c2} \approx V_{in} \cdot D_2$. Based on Equation, it is possible to calculate the duty cycle D_1 and D_2 and applied in Boost converters. As V_{c1} and V_{c2} depend of D_1 and D_2, a larger or shorter of the latter will deform *Vout*. The generation of voltage levels V_{out} is performed based on switching states in Table 4.1. To obtain the correct control pulses to be applied to inverter power switches connected in cascade is necessary to implement a multilevel modulation Sine-Pulse Width Modulation (SPWM) process.

IV.   SIMULATION RESULTS

A single phase grid connected shown in the figure1 is simulated using MATLAB/ Simulink to verify its performance of the NPC inverter with its sensorless control.

The simulation of multilevel inverter Using Neutral Point Clamped Inverter with the reduced switches. The output voltage from the boost converter is given as input to the NPC inverter connected in cascaded H-bridge. PWM pulse is generated and given as input pulse to the MOSFET switches and it is connected to the load.

The resistor value is R_1=1mH and the capacitor value of the NPC inverter is C_1, C_2=6000 µF.


Figure 7 simulation of multilevel inverter using Neutral Point Clamped Inverter

Figure 8 shows the simulation of DC to DC converter connected to a PV module. PV module is connected to MPPT converter which tracks the maximum output voltage and is given to the boost converter. The boost converter step up the voltage to the maximum which is given as input to the NPC inverter.


Figure 8 simulation of DC – DC Converter

A.   OUTPUT WAVEFORM

Figure 6.3 shows the output waveform of multilevel inverter using Neutral Point Clamped Inverter. The output waveform shows the nine level as an output across the time (T) and voltage(V). The input voltage from the PV panel is 14V and the output voltage is 40v


Figure 9 simulation waveform of multilevel inverter using Neutral Point Clamped Inverter


Figure 10 Simulation waveform of DC – DC converter

Figure 11 Simulation waveform of DC – DC converter

V.   CONCLUSION

Multilevel inverters are being developed and extensively exploited for generating high quality output voltages for numerous medium-voltage application fields. Application surging a higher number of voltage level escalate the number of components required. But use of high number of part counts in conventional multilevel inverters increases both the circuit intricacies as well as the control scheme involved, thereby resulting in higher cost implications and reduced reliability. Therefore, to subdue these disadvantages, a hybrid 9L inverter topology formed by cascading a ANPC and FC connected across the dc link. In the proposed method i.e. Active Neutral PointClamped Inverter, twelve switches have been reduced to eight switches resulting in reduced harmonic ripples, less disturbance and switching losses when compared to conventional method. Further, the proposed inverter structure has improvedreliability and by cascading additional FCs, it can be effortlessly extended to obtain even higher number of voltage levels.

REFERENCES

[1] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: a review," IEEE Trans. Power Electron., vol. 31, no. 1, pp. 135–151, 2016.

[2] N. Sandeep, P. Salodkar, and P. S. Kulkarni, "A new simplified multilevel inverter topology for grid-connected application," in Electrical, Electronics and Computer Science (SCEECS), 2014 IEEE. IEEE, 2014, pp. 1–5.

[3] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B. Wu, J. Rodriguez, M. A. P´erez, and J. I. Leon, "Recent advances and industrial applications of multilevel converters," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2553–2580, 2010.

[4] J. Li, S. Bhattacharya, and A. Q. Huang, "A new nine-level Active NPC (ANPC) converter for grid connection of large wind turbines for distributed generation," IEEE Trans. Power Electron., vol. 26, no. 3, pp. 961–972, 2011.

[5] D. Floricau, G. Gateau, M. Dumitrescu, and R. Teodorescu, "A new stacked NPC converter: 3L-topology and control," in Power Electronics and Applications, 2007 European Conference on. IEEE, 2007, pp. 1–10.