

Designing Half-Adder with CMOS Technology using Artificial Neural Network with Verilog Implementation

Rupam Sardar¹, Sudip Ghosh², Bimal Datta³

¹Budge Budge Institute of Technology, Kolkata – 700137, India

²Indian Institute of Engineering Science and Technology, Botanical Garden Area, Howrah, West Bengal 711103

³Budge Budge Institute of Technology, Kolkata – 700137, India

Abstract: In this study we want to design a Half-Adder with the help of Artificial Neural Network and design will be made by Complementary metal oxide semiconductor (CMOS). When we design any CMOS circuit always we keep in mind that should be in minimum at cost. In this study we have used multi layer ANN to design the circuit. In our study neurons are treated like transistors and weights are used to adjust the value; like negative value as an inverter.

Keywords: Half Adder, Complementary Metal Oxide Semiconductor, Artificial Neural Network, Verilog HDL

Introduction :

Modern technologies are quite busy to design the circuitry which is very intelligent. It is possible to design an intelligent computing device like Half - Adder with the help of ANN. In the field of ANN, Artificial Intelligence can be used in the area of transportation, banking, agriculture, hand writing reorganization, speech reorganization and other many fields. To develop a Neural system in the area of digital circuits make hardware simple [1]. Machine simulation is now very much important topic for the researchers. Machine simulation is now applicable in various sectors of society like bank, post office, publishing house, libraries etc. [2]. Implementing circuit in VLSI Design is very useful because it causes low power consumption and less program code for software [6].

Design of AND Gate: In our research we are designing an AND GATE in CMOS. To design an AND gate in CMOS circuit we need eight transistors. First four transistors are pull up and pull down transistors. Pull up transistors are basically P-channel metal-oxide-semiconductor (PMOS) and pull down transistors are N-type metal-oxide-semiconductor (NMOS). NMOS will be in series and PMOS will be in parallel. NMOS is connected to the drain voltage V_{ss} and PMOS is connected to the source voltage V_{dd} .

A digital logic device known as a half adder can add two binary values, each containing one bit in binary. Its two inputs are A and B, and its two outputs are SUM and CARRY. The least significant bit (LSB) of the result is the SUM output, whereas the most significant bit (MSB) is the CARRY output, which indicates if there was a carry-over from the addition of the two inputs. The half adder, for instance, can be constructed using XOR and AND gates. Okay, let's get into the details of how the half-adder circuit works: A basic building block for circuits with more complex adder functionalities, such as full adders and multiple-bit adders, is the half adder. It sums the binary values of A and B, two single-bit inputs. To add two numbers, a combinational circuit known as a half adder is utilized. The half adder's truth table: The half adder is the most basic adder circuit. The half adder, a type of combinational arithmetic circuit, adds two numbers and produces a carry bit (c) as well as a sum bit (s). To add two bits, a combination circuit called a half adder is utilized. Genend and addend bits are the input variables, and sum and carry bits are the output variables. A and B are the input bits. The X-OR of the two input bits, A and B, in this instance, is sum bit (s). It is evident from a half adder's operation that one AND gate and one X-OR gate must be constructed.

INPUTS		OUTPUTS	
A	B	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

For the Half adder Karnaugh –map becomes:

For sum:

	1
1	


So the equation for sum $Sum = A \oplus B$ -----(1)

For carry:

	1

So the equation becomes:

$Carry = A \& B$ -----(2)



Now the CMOS circuit design for half adder

The Neural Network design of Half Adder with adding weight

For the transistors equations are...

$$T1 = X1 * -2 + x2 * (-2) \dots \dots \dots (3)$$

$$T2 = X1 * -2 + x2 * (-2) \dots \dots \dots (4)$$

$$T3 = X1 * -2 + x2 * (-2) \dots \dots \dots (5)$$

$$T4 = X1 * -2 + x2 * (-2) \dots \dots \dots (6)$$

$$T5 = T1 * (-2) + T2 * (-2) \dots \dots \dots (7)$$

$$T6 = T3 * (-2) + T4 * (-2) \dots \dots \dots (8)$$

Mythology to design Artificial Neural Network for the CMOS Half Adder Gate Circuit :

There are two inputs in Half Adder gate that is x_1 and x_2 . Depending on truth table 0 will be inserted -1 and 1 will be set as 1. Source voltage V_{dd} is always 1 and drain voltage V_{ss} is always 0. In our study we are working with Artificial Neural Network so we have to adjust weights. Weights are can be set as 1 and -1.




Figure: Half Adder Sum part ANN Design





Figure: Carry Part Design for ANN

Result and Analysis:

Verilog Code's output for Half Adder:



Applying Sigmoid and Relu Function in R Programming Language :





Fig: Sigmoid Function



Conclusion:

Now a days it is a trend to implement the Artificial Neural Network by COMS circuits cause it will be hardware controlled. We will get a circuit which can think. So if we can implement ANN in CMOS circuit then total circuit will become more intelligent comparison to present digital and analog circuits.

References:

- [1] R. K. Mandal, Design of a CMOS “OR Gate” using Artificial Neural Networks (ANNs), AMSE JOURNALS-2016-Series: Advances D; Vol. 21; N°1; pp 66-77
- [2.] Ashutosh Aggarwal, Rajneesh Rani, RenuDhir, “Handwritten Devanagri Character Recognition using Gradient Features”, International Journal of Advanced Research in Computer Science and Software Engineering, Volume 2, Issue 5, May 2012, ISSN 2277 128X, pp. 85-90.

International Journal of Scientific Research in Engineering and Management (IJSREM)

Volume: 05 Issue: 07 | July - 2021 ISSN: 2582-3930

© 2021, IJSREM | www.ijsrem.com | Page 6

- [3.] Sandeep, Saha, Nabarag Paul, Sayam Kumar Das, Sandip Kundu, “Optical Character Recognition using 40-point Feature Extraction and Artificial Neural Network”, International Journal of Advanced Research in Computer Science and Software Engineering, Volume 3, Issue 4, April 2013, ISSN 2277 128X, pp. 495-502.
- [4.] Ali Borji, Mandana Hamidi, Fariborz Mahmoudi, “Robust Handwritten Character Recognition with Features

Inspired by Visual Ventral Stream”, © Springer Science+Business Media, LLC. 2008, published online (31 August 2008), pp. 97-111.

[5.] Y Perwej and A Chaturvedi, “Neural Networks for Handwritten English Alphabet Recognition”, International Journal of Computer Applications, Volume 20, No. 7, pp. 1-5, 2011.

[6.] Frye R C, Rietman E A, and Wong C C, “Back-propagation learning and non idealities in analog neural network hardware,” Neural Networks, IEEE Transactions on, vol. 2, no. 1, pp. 110–117, 1991.

[7.] Jung S and Kim S S, “Hardware implementation of a real-time neural network controller with a dsp and an fpga for nonlinear systems,” Industrial Electronics, IEEE Transactions on, vol. 54, no. 1, pp. 265–271, 2007.

[8.] Hikawa H, “{FPGA} implementation of self organizing map with digital phase locked loops”, Neural Networks, vol. 18, no. 56, pp. 514 – 522, 2005, {IJCNN} 2005. Available Online:

<http://www.sciencedirect.com/science/article/pii/S0893608005001103>

[9.] Merolla P A, Arthur J V, Alvarez-Icaza R, Cassidy A S, Sawada J, Akopyan F, Jackson B L, Imam N, Guo C, Nakamura Y, Brezzo B, Vo I, Esser S K, Appuswamy R, Taba B, Amir A, Flickner M D, Risk W P, Manohar R, and Modha D S, “A million spiking-neuron integrated circuit with a scalable communication network and interface”, Science, Vol. 345, No. 6197, pp 668–673, 2014.

[10.] Forssell M, “Hardware Implementation of Artificial Neural Networks”, 18-859E INFORMATION FLOW IN NETWORKS, pp 1-4, “Available: <http://users.ece.cmu.edu/~pggrover/teaching/files/NeuromorphicComputing.pdf>”, (Accessed : 2016)

[11.] Yellamraju S, Kumari Swati, Girolkar S, Chourasia S and Tete A D, “Design of Various Logic Gates in Neural Networks”, Annual IEEE India Conference (INDICON), 2013, Mumbai, India.

[12.] Hawas N M, Rekaby B K A, “ANN Based On Learning Rule Of Neuron Activation Function Using Electronic Devices”, International Journal of Advanced Computer Technology (IJACT), Vol 4, No. 3, pp 19-22, 2015.

[14.] Kale N B, Padole V B, “Compression and Decompression of Signal Using CMOS Technology...A Review”, International Journal of Advanced Research in Computer Science and Software Engineering, Vol. 4, Issue 3, pp 53-55, 2014.