https://ijsrem.com/download/development-of-the-calculator-interface-in-verilog-hdl-using-a-5-stage-pipelined-mips32-processor/