

Distributed Arithmetic for FIR Filter Implementation on FPGA

Sonu Malviya¹ & Prof. Aashish Patidar²

¹PG Scholar, Department of Electronics & Communication Engineering

²Assistant Professor, Department of Electronics & Communication Engineering

^{1, 2} PCST Indore

ABSTRACT: This Project describes the implementation of FIR filters on FPGA based on traditional method costs considerable hardware resources, which goes against the decrease of circuit scale and the increase of system speed. It is very well known that the FIR filter consists of Delay elements, Multipliers and Adders. Because of usage of Multipliers in our design gives rise to 2 demerits that are (I) Increase in Area and (II) Increase in the Delay which ultimately results in low performance (Less speed). A new design and implementation of FIR filters using Distributed Arithmetic is provided in this project to solve this problem. Distributed Arithmetic structure is used to increase the resource usage while pipeline structure is also used to increase the system speed. In addition, the divided LUT method is also used to decrease the required memory units. The simulation results indicate that FIR filters using Distributed Arithmetic can work stable with high

speed and can save almost 50 percent hardware recourses to decrease the circuit scale, and can be applied to a variety of areas for its great flexibility and high reliability.

Keywords: FIR Filter, FPGA, Look-Up Table, Multipliers and Adders, Distributed Arithmetic.

I. INTRODUCTION

A typical digital implementation will require K multiply-and-accumulate (MAC) operations, which are expensive to compute in hardware due to logic complexity, area usage, and throughput. Alternatively, the MAC operations may be replaced by a series of look-up-table (LUT) accesses and summations. Such an implementation of the filter, known as distributed arithmetic (DA), achieves higher throughput and lower logic complexity at the cost of increased memory usage. Recent advances in memory design technology have resulted in shrinking memory sizes, making



this trade-off an attractive option. Many DSP applications require linear filters that can adapt to changes in the input signals.

Digital Signal Processing (DSP) has been increasing in popularity due to the declining cost of general purpose computers and Application Specific hardware. Since many telephony and data communications applications have been moving to digital, the need for digital filtering methods continues to grow. Along with the advancement in Very Large Scale Integration (VLSI) technology and the DSP has become increasingly popular over the years, the high speed realization of FIR digital filters with less power consumption has become much more demanding. Since the complexity of implementation grows with the filter order and the precision of computation, these filters with desired level of accuracy is a challenging task. Several attempts have, therefore, been made to develop dedicated and reconfigurable architectures for realization of FIR filters in Application Specific Integrated Circuits (ASIC) Fieldand Programmable Gate Arrays (FPGA) platforms.

II. <u>OBJECTIVE</u>

The implementation of FIR filters on FPGA based on traditional method costs considerable hardware resources, which goes against the decrease of circuit scale and the increase of system speed.

LITERATURE SURVEY

- B.N Mohan Kumar, H.G Rangaraju, 1. "Array Multiplier and CIA based FIR Filter for DSP applications," 2021 Special Issue of First International Conference on Engineering, Science, and Technology (ICEST),2021. 52-59. doi: pp. 10.47392/irjash.2021.020 - B.N Mohan Kumar [1] For adding the output of the PE in this study, the Carry Increment Adder (CIA) in the accumulator is used. The AM-CIA-FIR filter is the name of the suggested approach. According to the experiment's findings, the AM-CIA-FIR filter design uses 14.01% less FPGA resources than the PSA-FIR filter.
- Pranay Anand Tiwari & Dr. Rajani K. A. Rao, A. Kumar and N. Purohit, "Efficient Implementation for 3-Parallel Linear-Phase FIR Digital Odd Length Filters," 2020 IEEE 4th Conference on Information & Communication Technology (CICT), 2020, pp. 1-6, doi: 10.1109/CICT51604.2020.9312116. - K. Anjali Rao. [2] They proposed 3-parallel finite impulse response (FIR) structures in this study by using fast FIR algorithms and

polyphase coefficient symmetry (FFAs). The



proposed FFA-based structure performs better than similar existing structures when compared to the quantity of multipliers needed.

3. R. Vinay, T. S. V. S. Vijayakumar, L. M. Saini and B. Singh, "Power efficient FIR filter Architecture using Distributed Arithmetic Algorithm," 2020 First IEEE International Conference on Measurement, Instrumentation, Control and Automation (ICMICA), 2020, pp. 1-4, doi: 10.1109/ICMICA48462.2020.9242720.-

Ratnala Vinay. [3] In order to identify the most energy-effective system, two MAC ways are—the Multiple Constant Multiplication (MCM) system and the Distributed Arithmetic (DA) system—are computed in this study utilizing simulation and synthesis tools. They discover that DA is a memory- and power-effective system that uses fewer memory units, reducing the complexity of the filter's design.

III. MAC FIR FILTER ARCHITECTURE

FIR filter have variety of alternative form of implementation those are listed below.

- 1) Direct form structure
- 2) Cascade form
- 3) Frequency sampling

- 5) Lattice structure
- 5) Linear phase FIR filter



Fig FIR filter implementation with MAC architecture

Multiply-Accumulate (MAC) - In a FIR context, a "MAC" is the operation of multiplying a coefficient by the corresponding delayed data sample and accumulating the result. FIRs usually require one MAC per tap. Most DSP microprocessors implement the MAC operation in a single instruction cycle.

IMPLEMENTATION OF BASIC LUT

Look-up table is a storage device. It stores the filter coefficient values. The divided LUT method is also used to decrease the required memory units. Pipeline structure is also used to increase the system speed. As we are supposed to design 31-order filter, with the increase of filter order, the scale of LUT will increase dramatically, which will cost more time to look up the table and more



memory to store the values. Therefore, we can divide the LUT unit into four small LUT units to solve this problem. Coefficient values of small LUT are given.

b3b2b1b0	Data
0000	0
0001	h[0]
0010	h[1]
0011	h[0] + h[1]
0100	h[2]
0101	h[0] + h[2]
0110	h[1] + h[2]
0111	h[0] + h[1] + h[2]
1000	h[3]
1001	h[0] + h[3]
1010	h[1] + h[3]
1011	h[0] + h[1] + h[3]
1100	h[2] + h[3]
1101	h[0] + h[2] + h[3]
1110	h[1] + h[2] + h[3]
1111	h[0] + h[1] + h[2] + h[3]

FIR FILTER IMPLIMANTAION USING DA WITH BASIC LUT STRUCTURE

Distributed Arithmetic is one of the most wellknown methods of implementing FIR filters. The DA solves the computation of the inner product equation when the coefficients are pre knowledge, as happens in FIR filters. An FIR filter of length K is described as:

$$y[n] = \sum_{k=0}^{k-1} h[k]x[n-k]$$

Where h[k] is the filter coefficient and x[k] is the input data. For the convenience of analysis, x'[k] = x [n - k] is used for modifying the equation (1) and we have:

$$y = \sum_{k=0}^{k-1} h[k] \cdot x'[k]$$

Then we use B-bit two's complement binary numbers to represent the input data:

X'[k] =
$$-2^{B}.x_{B}[k] + \sum_{b=0}^{B-1} x_{b}[k].2^{b}$$

Where $X_b[k]$ denoted the b^{th} of $X_b[k], X_b[k] \in \{0,1\}.$



Fig- Proposed DA architecture for a 5-tap filter



Fig: Structure of 15-Tab FIR filter based on Distributed Arithmetic

IV. IMPLEMENTATION & SYNTHESIS REPORT

📓 Xilinx - ISE - C:Vbscuments and SettingsWdmin/Desktop/mode_1/mode_1.ise - [DA_modified_lut.ngr]													
S File Edit Wew Project Source Process Window Help	. B 8												
D) 8 4 6 2 6 6 X 10 4 0 10 9 7 X 9 8 X 5 8 0 0 1 / Y 10	🗛 🚥 🖌 📑 🖉 🖉 🕸 XXXX												
(+) 三生三生 ▲为为为合发 💽 む▷ 4 5 9 🗷 🗟 表示回程 (4)	5 <u>5</u> 5 6												
Sources X													
P CA notified lat													
⊕ de1													
8 62													
9 de													
2 da7													
🖻 del													
Reformations Billion Million													
And Dave Contraction													
Posses X													
No flow available.													
Processes													
Referencies and Referencies and Andrease and													
Design Objects of DA modified lut	Properties No object is selected												
Nane	Nane Value												
= s31(7.0) Pn													
is x31(7.0) Net	¥												
🛓 🗟 Concole 👩 Escos 🧃 Warnings 🔂 Ticl Shell 🙀 Find in Files 🗮 View by Category 🏢 Wew by Name													
	[7012 1862]												
Rent Ren and Rent Street Street													
Statt Saucester from Statester	B C S S Sam												



These are the Design Summary of Basic LUT .This is show the memory allocation of the Basic LUT.

→ [12] 2 2 2 A 2	3 % 色岩 1	는 쇼(Ηľ.	10	I (a	141	000	¥ 18										
urses for Behavioral Smulation 💽	Current Simulation Time: 4000 ns		0				100			1500,0	21	100				3000		400
🖸 xc3x500e-5g320	😽 da_cu{16]	0												=				
8 No DA basic jut yhd beha	👌 da_cu(15)	0																
 No UK noted ut vid - behavior 	👌 da_out[14]	0																
E to nodel vid behavior to	👌 da_cu[13]	0																
8 🚺 to_model_2_vtd - behavior (👌 da_cu[[12]	0																
E testbench - behavior (b_not	👌 da_cu(11)	0																
	👌 da_cut[10]	1																
,	👬 da_cu([9]	0																
zonces 🛱 zusbaug 10 maues	6 da_cu(8)	0								==								
x zennes	6 da_cu[7]	0														1		
	da_cut (6)	1		_					-				П					
tb_DA_modified_lut_vhid -tb_ = INL.org	6 da_cu[5]	0			m	n				_			-					
Bis100	6 da_cu[4]	0					'n					T			_			
(x2170)	👌 da_out(3)	0									-	_		T				
- (ka17.0)	6 da_cut[2]	0				-					-7		_					
- (Xi#17.0)	81 da .cu[1]	0										F	T					
- (3/ut)/0] - 3/ut/0]	o da_cut(0)	0																
Donum III Go Haranhu J	() 	()	1															
Incesses Manucopoli I	🚡 Design Summary	D DA	nodified_kt	whd	16_DA	rodifed_la	tvhd	Sa Sa	ulation									
▶run 1000 ns																		
run 1000 ns																		
run 1000 ns																		

International Journal of Scientific Research in Engineering and Management (IJSREM)

Volume: 07 Issue: 10 | October - 2023

SJIF Rating: 8.176

ISSN: 2582-3930

After all implementation and simulation result of the basic LUT and modified LUT result .according to print diagram 7.8 and 7.9 these are the diagram of Basic LUT and modified LUT . these wave from result are same that mean basic LUT work with large memory space and modified LUT work with small memory space so that wave result of both LUTs are same.

After that according to the design summary result, we take print diagram 7.10 and 7.11. These are the diagrams of Basic LUT and modified LUT.

This project reports the proposed DA architectures for high-order filter. The architectures reduce the memory usage by half at every iteration of LUT reduction at the cost of the limited decrease of the system frequency. We also divide the high-order filters into several groups of small filters; hence we can reduce the LUT size also. As to get the high speed implementation of FIR filters, a fullparallel version of the DA architecture is adopted. We have successfully implemented a highefficient 31-tap full-parallel DA filter, using both an original DA architecture and a modified DA architecture on a 5VLX50FF668 FPGA device.

V. <u>REFERENCES</u>

[1] Uwe Meyer-Baese- "Digital signal processing with FPGA' Beijing: T singhua University Press, PP: 50~51, 2006.

[2] Tsao Y C and Choi K. Area- 'Efficient Parallel
FIR Digital Filter Structures for Symmetric
Convolutions Based on Fast FIR Algorithm.' IEEE
Transactions PP (99): 1~5 on Very Large Scale
Integration (VLSI) Systems, 2010.

[3] Stanley A. White, - "Applications of distributed arithmetic to digital signal processing: A tutorial review," IEEE ASSP Magazine, vol. 6, pp. 5–19, July 1989.

[4] S. Haykin,- "Adaptive Filter Theory", Prentice Hall, Upper Saddle River, NJ, 1996.

[5] C. F. N. Cowan and J. Mavor,- "New digitaladaptive filter implementation using distributedarithmetic techniques," IEE Proceedings, vol. 128, Pt. F, no. 5, pp. 225–230, August 1981.

[6] A. Peled and B. Lie,- "A new hardware realization of digital filters.", IEEE Transactions on A.S.S.P., vol. 22, pp. 556–562, December 1975.



SJIF Rating: 8.176

ISSN: 2582-3930

[7] Partrick Longa, Ali Miri,- "Area-Efficient Fir Filter Design on FPGAs using Distributed Arithmetic" IEEE International Symposium on Signal Processing and Information Technology, pp:258-252, 2006

[8] Sangyun Hwang, Gunhee Han, Sungho Kang, Jaeseok Kim,- "New Distributed Arithmetic Low-Power FIR Algorithm for Filter Implementation", IEEE Signal Processing Letters, Vol.11, No5, pp:563-566, May, 2005.

[9] Heejong Yoo, David V.Anderson,- "Hardware-Efficient Distributed Arithmetic Architecture For High-order Digital Filters", IEEE International Conference on Acoustics, Speech and Signal Processing, Vol.5, pp: 125-128, March, 2005.