

Implementation MAC Unit using Vedic Multiplier and Reversible Gates

¹ Dr. Ch. Rajasekhara Rao, ²Sai Kishan Kranthi Kumar Vuriti, ³ Sasanam Renuka, ⁴ Ichina Isha, ⁵Bodda Dheeraj, ⁶ Bendi Gowthami

¹ Professor, ^{2,3,4,5} Students,

Department of Electronics and Communication Engineering

^{1,2,3,4,5} Aditya Institute of Technology and Management (A)-Tekkali, Andhra Pradesh.

Abstract: The design of Multiplier-Accumulator (MAC) unit can be implemented by using the Vedic multiplier and the reversible logic gates. The designing of Vedic multiplier is designed by using four multiplier blocks and carry save adder. The performance of the MAC operation depends on the multiplier unit and the adder units. Here the designing of an adder can be implemented by using the reversible gates. In this project we use DKG reversible gate to increase the life time of the design. It can act as full adder and full subtractor. Nowadays reversible gates are mostly used because it acts as heat controllers by this we can easily increase the life time of design. Here, we proposed 64-bit MAC using Vedic multiplier and the DKG adder. For better understanding we compare this proposed 64bit MAC with the basic MAC. Finally, it has been proved that the proposed MAC 10ns (time delay) is faster than basic MAC. The overall Simulation is carried out with Xilinx ISE 14.7.

1. INTRODUCTION:

In the accumulate adder the previous MAC output and the present output will be added and it consists of Multiplier unit, one adder unit and both will get combined by an accumulate unit. The major applications of Multiply-Accumulate (MAC) unit are microprocessors, logic units and digital signal processors, since it determines the speed of the overall system [13]. The efficient designs by MAC unit are Nonlinear Computation like Discrete Cosine or wavelet Transform (DCT), FFT/IFFT. Since, they are basically executed by insistent application of multiplication and addition, the entire speed and performance can be computed by the speed of the addition and multiplication taking place in the system. Generally the delay, mainly critical delay, happens due to the long multiplication process and the propagation delay is observed because of parallel adders in the addition stage. The main idea of this paper is comparison of area, speed and other parameters of Conventional MAC unit with the Vedic MAC design.

2. LITERATURE SURVEY MAC Unit

A multiplying function can be carried out in three ways: partial product Generation (PPG), partial product addition (PPA), and final conventional addition. The two bottle necks that should be considered are increasing the speed of MAC are partial product reduction and accumulator block. The 32 bit Mac design by using Vedic multiplier and reversible logic gate can be done in two parts. First, multiplier unit, where a conventional multiplier is replaced by Vedic multiplier using Urdhava Triyagbhayam sutra. Multiplication is the fundamental operation of MAC unit [1]. Power consumption, dissipation, area, speed and latency are the major issues in the multiplier unit. So, to avoid them, we go for fast multipliers in various applications of DSP, networking, etc. There are two major criterion that improve the speed of the MAC units are reducing the partial products and because of that accumulator burden is getting reduced. The basic operational blocks in digital system in which the multiplier determines the critical path and the delay. The $(\log_2 N + 1)$ partial products are produced by $2N-1$ cross products of different widths for $N \times N$. The partial products are generated by Urdhava sutra by Criss Cross Method. The maximum number of bits in partial products will lead to Critical path.

The second part of MAC is Reversible logic gate. In modern VLSI, fast switching of signals leads to more power dissipation. Loss of every bit of information in the computations that are not reversible is $kT \cdot \log_2$ joules of heat energy are generated, where k is Boltzmann's constant and T the absolute temperature at which computation is performed. In recent years, reversible logic functions have emerged and played a vital role in several fields such as Optical, Nano, Cryptography, etc

3. DESIGN OF MAC ARCHITECTURE

The design of MAC architecture consists of 3 subdesigns.

- Design of 32×32 bit Vedic multiplier.
- Design of adder using DKG gate reversible logic.
- Design of accumulator which integrates both multiplier and adder stages.





Fig: Modified MAC Architecture

32 x 32 bit Vedic Multiplier:

Vedic mathematics is an ancient system of mathematics, which was formulated by Sri Jagadguru Swami Bharati Krishna Tirthaji (1884 - 1960). After a research of eight years, he developed sixteen mathematical formulae from Atharvana Veda [11]. The sutras (aphorisms) covered each and every topic of Mathematics such as Arithmetic, Algebra, Geometry, Trigonometry, differential, integral, etc., The word “Vedic” is derived from the word “Veda” which means the power house of all knowledge and divine [2, 3]. The proposed Vedic multiplier is based on the “Urdhava Triyagbhayam” sutra (algorithm). These Sutras have been traditionally used for the multiplication of two numbers in the decimal number system. In this work, we will utilize similar techniques to solve the binary number system to make the new aphorism, which will be more compatible for the digital systems. It is a general multiplication formula applicable to all cases of multiplication

URDHAVA TRIYAGBHAYAM SUTRA:

It literally means “Vertically and Crosswise”. Shift operation is not necessary because the partial product calculation will perform it in a single step, which in turn saves time and Power. This is the main advantage of the Vedic multiplier. An example for the Urdhva Triyagbhayam sutra is as follows: 9284×5137



4. IMPLEMENTATION OF VEDICMULTIPLIER USING MODEL ARCHITECTURE IN DESIGN:

The following fig. 2 shows the design of a 16×16 Vedic multiplier using an 8×8 Vedic multiplier and the design can be implemented using Verilog HDL. Using a 16×16 Vedic multiplier we can design 32 ×32 Vedic multiplier with carry save adder as shown in fig. We have modified the final adder stage with the Kogge stone adder which is more efficient than the Carry save adder which is shown in the fig. By using the Vedic multiplier we can achieve lesser partial products as the table shows that the multiplier and adder stages for Vedic multiplier for higher bit are lesser as compared to the conventional multiplier. The multiplier design has been simulated and synthesized using Xilinx.




Fig : 16×16 Vedic multiplier using 8×8 Vedicmultiplier




Fig : 32 × 32 Vedic Multiplier with Carry saveAdder




FIG: 32 × 32 VEDIC MULTIPLIER WITH KOGGE STONE ADDER

block in different designs and aspects especially using reversible logic which evolves recent days. Spectrum Analysis and Correlation linear filtering which are the applications of transform algorithm further add to the field of communication, signal and image processing and instrumentation, and some other. Combining the Vedic and reversible logic will lead to new and efficient achievements in developing various fields of Mathematics, science as well engineering.

7. REFERENCES

- [1] Vaijyanath Kunchigi, Lingana Gouda Kulkarni, Subhash Kulkarni 32-bit MAC unit design using Vedic multiplier International Journal of Scientific and Research Publications, Volume 3, Issue 2, February 2013.
- [2] Ramalatha, M. Dayalan, K D Dharani, P Priya, and S Deoborah, High Speed Energy Efficient ALU design using Vedic multiplication techniques, International Conference on Advances in Computational Tools for Engineering Applications, 2009. ACTEA '09. pp. 600 - 3, Jul 15-17, 2009.
- [3] Sree Nivas A and Kayalvizhi N. Article: Implementation of Power Efficient Vedic Multiplier. International Journal of Computer Applications 43(16):21-24, April 2012. Published by Foundation of Computer Science, New York, USA.
- [4] Vaijyanath Kunchigi, Lingana Gouda Kulkarni, Subhash Kulkarni, High Speed and Area Efficient Vedic Multiplier, International Conference on Devices, Circuits and Systems (ICDCS), 2012.
- [5] D.P. Vasudevan, P.K. Lala, J. Di and J.P. Parkerson, "Reversible logic design with online testability", IEEE Trans. On Instrumentation and Measurement, vol. 55., no. 2, pp. 406-414, April 2006.