

Reducing Harmonic Currents & Power Factor Correction Using Boost Converter

Madarkhan Jabiulla Khan¹

Project Manager, Al Buna United Contracting Company, Jeddah, Saudi Arabia¹

ABSTRACT: AC/DC converters using full-wave rectifiers draw a highly distorted, non-sinusoidal input current because the diodes conduct only during portions of the AC cycle, leading to harmonic-rich waveforms and poor power factor. These Harmonic currents flowing through the impedances in the electrical utility distribution system can cause several problems such as voltage distortion, excessive heating, noises and vibrations, reduced efficiency and resonance issues. These harmonics distort the supply voltage and the voltages of other electrical equipment connected to the same electrical service and reduce the capability of the line to provide energy. These factors have forced to use power factor correction in power systems by using boost converters which we have for many years. In this paper by using boost converters, we can maintain unity power factor along with continuous conduction mode even though the output voltage is very sensitive to duty ratio variations and regulation in voltage.

Key words: Boost converter, power factor correction, PSM, power factor conduction mode, harmonic currents

I. INTRODUCTION

In this proposed paper, the Predictive Switching Modulator (PSM) for current mode control of high-power factor boost converter is proposed. In this strategy the duty ratio of the switch is controlled in such a way that the estimated inductor current will be proportional to the rectifier input voltage at the end of the switching period (T_s). The estimation of the inductor current is possible since the input voltage is practically constant over a switching period. This enables us to predict the current ripple of the subsequent off period during the on time of the switch itself. The input current waveform gets distorted in the Discontinuous Conduction Mode (DCM) operation of the NLC controlled boost rectifier. The advantage of the PSM is the extended range of Continuous Conduction Mode (CCM) of operation compared to the NLC. The PSM modulator has the structure of a standard current programmed controller with compensated ramp that is nonlinear. The steady-state stability condition and the low-frequency small-signal model of the PSM switched boost rectifier are derived by applying standard graphical and analytical methods of the current mode control.

Key Features of PSM

- **Duty Ratio Prediction:** The switch duty cycle is chosen so that the *predicted* inductor current at the end of the switching period is proportional to the input voltage. This ensures sinusoidal input current tracking.
- **Ripple Estimation:** Since the input voltage is nearly constant during one switching cycle, the inductor current ripple can be predicted during the ON-time itself. This predictive element is what distinguishes PSM from conventional current-mode control.
- **Extended CCM Range:** Unlike NLC, which suffers distortion in Discontinuous Conduction Mode (DCM), PSM keeps the converter in Continuous Conduction Mode (CCM) over a wider operating range, improving power factor and reducing harmonic distortion.

Comparison: PSM vs
NLC

Aspect	NLC	PSM
Input Current Quality	Distorted in DCM	Maintains sinusoidal shape
Mode of Operation	Limited CCM range	Extended CCM range
Control Structure	Simple ramp comparison	Current-programmed with nonlinear compensated ramp
Stability Analysis	Graphical methods	Graphical + analytical (steady-state + small-signal)

Stability & Modeling

- **Steady-State Stability:** Derived using graphical methods similar to standard current-mode control, but adapted to the nonlinear ramp compensation.
- **Small-Signal Model:** Analytical derivation provides insight into low-frequency dynamics, ensuring the system remains stable under varying load and input conditions.

Practical Impact

- Higher **power factor** and lower **THD (Total Harmonic Distortion)**.
- Better performance in applications like **PFC front-ends for SMPS, EV chargers, and industrial rectifiers**.
- More robust against input voltage variations compared to NLC.

II. BASIC OPERATION OF THE BOOST CONVERTER

The boost is a popular non-isolated power stage topology, sometimes called a step-up power stage. Power supply designers choose the boost power stage because the required output voltage is always higher than the input voltage, is the same polarity, and is not isolated from the input. The input current for a boost power stage is continuous, or non-pulsating, because the input current is the same as the inductor current. The output current for a boost power stage is discontinuous, or pulsating, because the output diode conducts only during a portion of the switching cycle. The output capacitor supplies the entire load current for the rest of the switching cycle. The power circuit of dc-dc Boost rectifier is shown in fig.1.




Fig. 1 Boost dc-dc Converter

When the switch is on, the diode is reversed biased, thus isolating the output stage. The input supplies energy to the inductor. When the switch is off, the output stage receives energy from the inductor as well as from the input.

The steady state analysis for continuous conduction and discontinuous conduction mode of operation is explained below.

A. Boost Power Stage Steady-State Analysis

A power stage can operate in continuous or discontinuous inductor current mode. In continuous inductor current mode, current flows continuously in the inductor during the entire switching cycle in steady-state operation. In discontinuous inductor current mode, inductor current is zero for a portion of the switching cycle. It starts at zero, reaches a peak value, and returns to zero during each switching cycle. The output filter capacitor is assumed to be very large to ensure a constant output voltage $v_0(t) \approx V_0$

B. Boost Steady-State CCM Analysis

The basic power circuit of boost converter during ON and OFF period is shown in Fig.2

Fig.3.shows the steady-state waveforms for this mode of conduction where the inductor current flows continuously [$i_L(t) > 0$].

Since in steady state the time integral of the inductor voltage over one time period must be zero,

$$V_0 t_{on} + (V - V_0) t_{off} = 0 \quad (1)$$

Dividing both sides by T_s and rearranging terms yields

$$\frac{V_0}{V_g} = \frac{T_s}{t_{off}} = \frac{1}{1-D} \quad (2)$$

Assuming a loss less circuit, $P_g = P_0$,

$$\therefore V_g I_g = V_0 I_0 \quad (3) \text{ and}$$

$$\frac{I_0}{I_g} = (1-D) \quad (4)$$




Fig.2.Boost power stage stages




Fig.3. Continuous mode Boost power stage waveforms

C. Boundary Between Continuous and Discontinuous Conduction

Fig.4(a).Shows the waveforms at the edge of continuous conduction. By definition, in this mode i_L goes to zero at the end of the off interval. The average value of the inductor current at this boundary is

$$I_{LB} = \frac{i_{L,peak}}{2} \quad (5)$$

$$= \frac{1}{2} \frac{V_g}{L} t_{on} \quad (6)$$

$$= \frac{T_s V_0}{2L(1-D)} \quad (\text{using Eq 3.2}) \quad (7)$$

From Eq.3.4. and Eq.3.7 we find that the average output current at the edge of continuous conduction is

$$I_{OB} = \frac{T_s V_0}{2L} D(1-D)^2 \quad (8)$$




Fig. 4(a) Boost Converter at the boundary of Continuous-D Discontinuous Conduction




Fig.4(b). I_{OB} and I_{LB} with V_o constant by varying

Also, I_{OB} has its maximum at $D=1/3=0.333$:

$$I_{OB,max} = \frac{T_s V_0}{2L} \cdot 0.074 \quad (10)$$

In terms of their maximum values, I_{LB} and I_{OB} can be expressed as

$$I_{LB,max} = 4D(1-D)I_{LB} \quad (11)$$

a
nd

$$I_{OB} = \frac{27}{4} D(1-D)^3 I_{OB,max} \quad (12)$$

Fig.4(b) shows that for a given D , with constant V_o , if the average load current drops below I_{OB} (and, hence, the average inductor current below I_{LB}), the current conduction becomes discontinuous.

D. Discontinuous conduction mode




Fig. 5.Boost Converter Waveform at Discontinuous Conduction

In Fig.5 The discontinuous current conduction occurs due to decreased P_0 and ,hence, a lower I_L , since V_g is constant. Since $I_{L,peak}$ is the same in both modes in Fig3.4 , and Fig.5. a lower value of I_L is possible only if V_0 goes up in fig.5.

If we equate the integral of the inductor voltage over one time period to zero,

$$V_g DT_s + (V_g - V_0) \Delta_1 T_s = 0$$

$$\underline{D} \therefore \frac{V_o}{V_g} = \frac{\Delta_1}{\Delta_1 + D} \quad (13)$$

and

$$\frac{I_0}{I_g} = \frac{\Delta_1}{\Delta_1 + D} \quad (14)$$

From Fig.3.5 ,the average input current, which is also equal to the inductor current, is

$$\begin{aligned} I_{\overline{V_g}} &= \frac{D}{T_s} \left(\frac{D + \Delta_1}{2} \right) \\ &= \frac{D}{2L} \end{aligned} \quad (15)$$

it is more useful to obtain the required duty ratio D as a function of load for various values of V_0 / V_g . By using Eqs... , we

determine that




Fig. 6.Boost Converter characteristics keeping V_o constant




Fig. 7.Boost Converter out put voltage ripple

$$\frac{1}{2} i_{L,peak}^2 = \frac{g}{2L} \frac{s}{W-s} \quad (18)$$

are transferred from the input to the output capacitor and to the load. If the load is not able to absorb this energy, the capacitor voltage V_0 would increase until an energy balance is established.

E. Output Voltage Ripple

Therefore, the peak-peak voltage ripple is given by

$$\Delta V_0 = \frac{\Delta Q}{C} = \frac{I_0 DT_s}{C} \quad (19)$$

$$\begin{aligned} &= \frac{V_0}{R} \frac{D}{T_s} \\ &= \frac{V_0 D}{R T_s} \end{aligned} \quad (20)$$

F. Controlling Of Boost Rectifier

The various methods of power factor Correction can be classified as

- (i) Passive Power Factor Correction techniques
- (ii) Active Power Factor Correction techniques

1. Passive Power Factor Correction Techniue




Fig. 8. The Passive Power factor correction technique

In this approach an L-C filter is inserted between the AC mains line and the input port of the diode rectifier of AC-to-DC converter as shown in Fig.8. This technique is simple and rugged but has bulky size and heavy weight and the Power Factor can not be very high.

2. Active Power Factor Correction Technique

The Power Factor can reach almost unity and the AC/DC interface of power converter emulates a pure resistor as shown in Fig.9. Comparing with the Passive Power Factor Correction methods, the Active Power Factor Correction techniques have many advantages such as, High Power Factor, reduced Harmonics, small size and light weight.




Fig. 9 The active power factor correction Technique with the Multiplier approach




Fig. 10 Block diagram of PFC circuits at CCM operation




Fig. 11. Current Mode Control




Fig. 12. Constant Frequency Control with turned-on at clock time

There are two basic controllers are proposed for the PWM power factor correction technique, namely, *Peak current mode control* and *Average current mode control* to boost converter operating in CCM .

3. Peak Current Mode Control:

This technique was proposed for boost converter operating at CCM mode with constant switching frequency as shown in fig. 13. It has all the advantages of the boost type configuration working at CCM mode. The problem of this technique is its requirement of a slope compensation to stabilize the control system.



Fig 13. Peak Current Mode Control



Fig 14. Average Current Mode Control

4. Average Current Mode Control

This technique was proposed for boost converter operating at CCM mode with constant switching frequency, as shown in fig. 14. It has all the advantages of the boost type configuration working at CCM mode. The demerit of this technique is current control system is complex and difficult to analyze and synthesize. In a simplified circuit was proposed to shape the sinusoidally varying average current without sensing the input voltage.

However, The *peak current mode controller* and *average current mode controllers* are suffering from the stability problem due to the presence of inherent sub harmonic oscillations if the duty ratio of the power switch is greater than 50% and noise immunity.




Fig. 15. Power circuit of the single phase PFC rectifier with the generalized control structure of the NLC, the LPCM, and the PSM.

5. Quasi Steady-State Approach

The line frequency in Fig.3.6. is usually well below the switching frequency, hence, the input voltage of the dc-dc converters can be approximated as a constant in a consecutive switching periods.. The important property of the quasi steady state operation is that all quantities can be approximated with their steady-state values.

The control objective of the resistor emulator is to force the input current of the dc-dc converter to be proportional to the input voltage so that the input impedance is resistive. In other words, the local average of the input current

$$\langle i_g \rangle = v_g / R_e \quad (22)$$

where R_e is the emulated resistance. $\langle i_g \rangle$ can be controlled by modulating the duty ratio d .

The objective given in (3.22) can be accomplished, in general, with the control law

$$R_s \langle i_g \rangle = v_m / M(d) \quad (23)$$

due to the quasi-steady-state operation, where R_s is the equivalent current sensing resistance, $M(d)$ is the voltage conversion ratio of the dc-dc converter, and v_m is the modulation voltage, as shown in Fig.3.15. for controlling the amplitude of the line current. When the CCM dc-dc converter is stable, the steady state duty ratio D satisfies

$$V_o / V_g = M(D) \quad (24)$$

where V_o is the output voltage and $M(D)$ for boost rectifier is $1 / (1 - d)$. Capital characters are used here to indicate the switching frequency steady state. Substituting (3.24) into (3.23) yields the quasi-steady-state approximation

$$\langle R_s \rangle i_g = v_m v_g / V_o \quad (25)$$

V_o is a constant over a line cycle if the output capacitance is large enough; therefore, if v_m is also a constant in line cycle, $\langle i_g \rangle$ is proportional to v_g and the emulated resistance

$$R_e = R_s V_o / v_m$$

Voltage v_m regulate R_e so as to control the input current.

III. PREDICTIVE SWITCHING MODULATOR(PSM)

The generalized control objective of a high power factor boost rectifier can be expressed as

$$f(i_g) = \frac{v_g}{R_e} \quad (26)$$

R_e is the emulated resistance of the rectifier and is a function of the inductor current. This function can be different for different control strategies. For example NLC implements average current mode control, so for NLC (3.27) is the specific expression of $f(i_g)$

$$f(i_g)_{nlc} = i_{g,av(T_s)} = \frac{1}{T_s} \int_0^{T_s} i_g dt \quad (27)$$

$$f(i_g)_{lpcm} = i_{gp} = i_g [dT_s] \quad (28)$$

In the proposed modulator the duty ratio of the switch is controlled in such a way that the inductor current becomes proportional to the rectified input voltage at the end of each switching period. Therefore for PSM the function is given by

$$f(i_g)_{psm} = i_g [T_s] \quad (29)$$

Fig. 3.16 shows the generalized control objective of the boost rectifier.




Fig. 16 Generalized control objective of the carrier-based current-current mode controllers PSM




Fig. 17 Block Diagram of the carrier based input-shaping controllers: (the LPCK; 2) the NLC 3) the

Operating principle of the PSM.

For a boost rectifier the switch current is equal to the inductor current during ON time of the switch. In a switching period T_s , instead of the inductor current, it is convenient to average the switch current by carrying out integration only over the ON time of the switch because the switch current is zero during the rest of the period. Therefore the modulator of NLC implements the control law given by (28). For LPCM and PSM either the switch current or the inductor current can be sensed. The control laws for LPCM and PSM in terms of the switch current are given by

$$\frac{1}{T_s} \int_0^{T_s} i dt = \frac{v_g}{R_e} \quad (30)$$

$$\frac{i_g}{dT_s} = \frac{v_g}{R_e} \quad (31)$$

$$i_g [T_s]_k = i_s [0]_{k+1} = \frac{v_g}{R_e} \quad (32)$$

It may be noted that the inductor current at the end of period is equal to the current at the beginning of the next period, or, $i_g [T_s]_k = i_s [0]_{k+1} = \frac{v_g}{R_e}$. Since that switching frequency of the converter is much higher than the frequency

of the input voltage when the converter is operating in CCM the slope of the turn-off current can be predicted during ON time of the switch itself. Then instead of (32), (33) can be used for PSM

$$i_g [dT_s]_k = i_s [dT_s]_k = \frac{v_g}{R_e} \left(\frac{1-d}{L} \right) T_s \quad (33)$$

We can use the boost converter continuous conduction mode input to output conversion equation of (3.34) to replace v_g in (3.33) by v_o and d . Then we get (3.35) as the duty ratio control function for the PSM

$$v_g = (1-d) V_o \quad (34)$$

$$i_g [dT_s]_k = I_{ref} (1-d) + \frac{v_o}{L} d(1-d) \quad (35)$$

where

$$I_{ref} = \frac{V_o}{R_s} = \frac{v_m}{R_s} \quad (36)$$

R_s is the current sense resistance of the converter and v_m is the input voltage to the modulator. Under closed loop operation is obtained as the output of the voltage error amplifier loop. In nlc and lpcm, the right-hand-side expressions of (3.27) and (3.28) are converted into suitable carrier waveforms by replacing the duty ratio term d by t/T_s .

Similarly the carrier waveform $I_c(t)$ for the predictive switching modulator can be expressed as

$$I_c = \frac{V_c}{R_s} = I_{ref} \left(1 - \frac{t}{T_s} \right) + \frac{v_o}{L} \frac{t}{T_s} \left(1 - \frac{t}{T_s} \right) \quad (37)$$

For $0 \leq t \leq T_s$

Steady state stability condition

A. Continuous conduction mode (CCM)

steady-state stability analysis presented in this section is Graphical in nature. have For deriving the steady-state stability condition for the current mode controlled dc-dc converter, the objective is to quantify the steady-state stability condition of the PSM switched boost rectifier in terms of circuit parameters and switching frequency of the converter.

The steady-state carrier waveform, shown in Fig. 18(a), is configured as a function of $d=t/T_s$, in the standard structure of

$$I_c(d) = I_{ref} + I_{comp}(d) \quad (38)$$

$$= I_{ref} - M_x T_s d - M_y T_s d^2 \quad \text{for } 0 \leq d \leq 1 \quad (39)$$

where

$$I_{comp}(d) = -I_{ref} d + \left(\frac{V_o T_s}{L} \right) d(1-d) \quad (40)$$

$$= -M_x T_s d - M_y T_s d^2 \quad \text{for } 0 \leq d \leq 1$$

and

$$x \frac{-M}{I_{ref} - V_0} = \frac{T_s L}{T_s L} \quad (41)$$

$$y \frac{M}{V_0} = \frac{T_s L}{T_s L} \quad (42)$$




Fig.18 (a) Carrier Waveform of the PSM, (b) Current reference Iref and different rectifier components of the Compensating Waveform




Fig19. Analysis of the steady state stability condition of the PSM switched boost

The following equations define the switching characteristics of the converter under steady and perturbed state:

$$i_g + m \frac{dT}{ds} = I_{ref} - M \frac{T}{ds} - M \frac{T}{ds} \quad (43)$$

$$i_g + \nabla i_g + m \frac{dT}{ds} = I_{ref} - M \frac{T}{ds} - M \frac{T}{ds} \quad (44)$$

$$i_g + m (1-d)T = I_{ref} - M \frac{T}{ds} - M \frac{T}{ds} \quad (45)$$

$$i_g + \nabla i_g + m (1-d)T = I_{ref} - M \frac{T}{ds} - M \frac{T}{ds} \quad (46)$$

$m_1 > 0$ and $m_2 > 0$ are magnitudes of the slopes in the inductor current during turn-on and turn-off intervals of the switch respectively. During the perturbation and are assumed to remain constant because the output voltage is constant and the input voltage is a slow varying quantity. For the boost converter m_1 and m_2 can be expressed as

$$m_2 = \frac{V_0 - v_g}{L} = \frac{dV_0}{L}$$

from (3.2.5)-(3.2.8) we can get

$$\frac{\nabla i_{g1}}{d_1} = - \frac{m_2 - M_x - M_y(d + d_1)}{m_1 + M_x + M_y(d + d_1)} \quad (49)$$

In (49), we can replace m_1 , m_2 , M_x , M_y , and I_{ref} by the expressions of (49), (41), (42), (47), and (48), respectively, in order to obtain

$$\frac{\nabla i_{g1}}{\nabla i_g} = 1 - \frac{1}{d_1} + \frac{L}{R_e T_s} \quad (50)$$

Sub-harmonic oscillations in the boost rectifier can be avoided under the following condition:

$$\left| \frac{\nabla i_{g1}}{\nabla i_g} \right| < 1 \quad (51)$$

From (3.50) and (3.51), the steady-state stability condition for the PSM switched boost rectifier in terms of circuit parameters can be expressed as

$$\frac{2L}{R_e T_s} > (1 - 2d_1) \quad (52)$$

We assume that the perturbation is small, therefore $d_1 \approx d$. In CCM the duty ratio of the switch can be expressed as

$$D = (1 - m_g), \text{ where } m_g = \frac{v_g}{V_0} \quad (53)$$

By combining (3.52) and (3.53), the steady-state stability condition can be obtained as

$$\frac{2L}{R_e T_s} > (1 - 2m_g) \quad (54)$$

We need to replace R_e in (52) by the load resistance and other circuit parameters. For that the power balance condition $P_0 = P_{in}$ between the input and output of the rectifier is used

$$\begin{aligned} \frac{2}{T} \int_0^{T/2} p_{in} dt &= \int_0^{T/2} v_g i_{g,av}(T_s) dt \\ &= \int_0^{T/2} \left[\frac{v_g}{V_0} \left(\frac{R}{V_0^2} + \left(1 - \frac{v_g}{V_0} \right) \frac{2L}{V_0^3 T} \right) \right] v_g dt \\ &= \frac{gm}{2R_e} + \frac{gm}{4} \frac{2L}{3\pi V_0} \end{aligned} \quad (55)$$

$$P_{out} = \frac{V_0}{R} \quad (56)$$

Here, T is the period of the line voltage waveform. Therefore by equating the expressions of (55) and (56) we get

$$\frac{R}{2} - T_s R \left(1 - \frac{M_g}{3\pi} \right) = \frac{R}{2} - \frac{M_g^2}{2L} \quad (57)$$

where M_g is defined as

$$M_g = \frac{v_g}{V_0} = \frac{V_{gm}}{V_0} \quad (58)$$

V_{gm} is the peak value of the rectified input voltage. We can also define K as

$$K = \frac{2L}{RT_s} \quad (59)$$

By combining (54) and (57), the steady-state stability condition of the PSM switched boost rectifier can be expressed as

$$K > M_g^2 \left(m_g - \frac{M_g}{3\pi} \right) \quad (60)$$

It can be seen from (61), that the right-hand side expression is maximum when m_g or the rectified input voltage in a line cycle is maximum. The condition for avoiding sub-harmonic oscillations in the PSM switched boost rectifier over the entire cycle of the input voltage waveform is given by

$$K > K_{sp} = \frac{3}{M_g} \left(1 - \frac{1}{3\pi} \right) \quad (61)$$

B. Discontinuous conduction mode (DCM)

In the DCM, the inductor current is zero at the beginning of a switching period. Therefore the duty ratio of the period is determined by the modulator equation

$$\frac{V_g dT_s}{L} = \frac{V_0 (1-d)}{L} + \frac{V_0 d (1-d)}{L} \quad (62)$$

But in DCM, (3.34) is no longer valid. Instead

$$V_g < (1-d)V_0 \quad (63)$$

Combining (65) and (66) we get (67) as the condition for the DCM

$$I_{ref} < 0 \quad (64)$$

The expression of the average power ($\tilde{P}$) due to the ripple current in the inductor (for $I_{ref}=0$) can be obtained from (55). It is given by

$$\tilde{P} = \frac{V^2 T}{4L} - \frac{V^2 M T}{2LV_0} \quad (65)$$

When the PSM switched boost rectifier is in the DCM, $I_{ref} < 0$, and the output power $(V^2/R) \tilde{P}$. The condition for the DCM can be obtained as

$$K < K_{cp} = \frac{M^2}{2} - \frac{M^3}{3\pi} \quad (66)$$

It can be concluded from (3.69), that $K \geq \frac{M^2}{2} - \frac{M^3}{3\pi}$ if the PSM switched boost rectifier remains in CCM over

the entire duration, i.e. $T/2$ of the line half cycle. However, if the load resistance is such that $K < \frac{M^2}{2} - \frac{M^3}{3\pi}$ then

the boost rectifier will operate stably in the DCM. In this mode a low-frequency pattern will appear in the steady-state waveform of I_{ref} .

In comparison, the NLC [3] controlled boost rectifier should satisfy (70) to support CCM over the entire half cycle of the input voltage waveform

$$K > K_{cn} = \frac{M^2}{2} \quad (67)$$




Fig. 20. Comparison of different critical k parameters: 1) K_{sp} steady state stability condition with the PSM; 2) K_{cp} : CCM operation with the PSM; and 3) K_{cn} CCM operation with the NLC.

K_{cp} , K_{cn} and K_{sp} and as functions of M_g are plotted in Fig. 3.20. K_{sp} values are valid only in the range in which CCM operation occurs, because such a condition has been used in its derivation.

IV. LOW FREQUENCY SMALL SIGNAL MODEL FOR PSM

In this section, we would like to develop a linear, low-frequency, small-signal model of the boost rectifier switched by the PSM. In a line cycle, the rectified input voltage varies from 0 to v_{gm} . Under steady-state condition the inductor current I_g is proportional to rectified input voltage and the volt-second balance for the boost inductor occurs at every switching period (T_s).

The state space averaged model of the boost converter power stage is given by (26). We have used that model at the dc operating point of input voltage rms

$$\begin{bmatrix} \frac{dV_g}{dt} \\ \frac{dI_g}{dt} \end{bmatrix} = \begin{bmatrix} 0 \\ (1-D) \end{bmatrix} \frac{V_g}{L} - \begin{bmatrix} \frac{1}{L} \\ \frac{D}{RC} \end{bmatrix} V_o + \begin{bmatrix} \frac{1}{L} \\ 0 \end{bmatrix} V_g \quad (68)$$

where $V_g = \frac{V_{gm}}{\sqrt{2}}$

The steady state values of V_o and I_g can be obtained from

$$V_o = \frac{1}{1-D} V_g \quad (69)$$

$$I_g = \frac{1}{V_g (1-D)^2 R} \quad (70)$$

Our objective is to derive the control transfer function $G_v(s) = \frac{\hat{V}_o(s)}{\hat{V}_m(s)}$, the rectified input voltage V_g is not perturbed. Fig. 21 shows the schematic diagram of the method that has been used for deriving the control transfer function of the PSM switched boost rectifier

$$\begin{bmatrix} \frac{d\hat{V}_g}{dt} \\ \frac{d\hat{I}_g}{dt} \end{bmatrix} = \begin{bmatrix} 0 \\ (1-D) \end{bmatrix} \frac{\hat{V}_g}{L} - \begin{bmatrix} \frac{1}{L} \\ \frac{D}{RC} \end{bmatrix} \hat{V}_o + \begin{bmatrix} \frac{1}{L} \\ 0 \end{bmatrix} \hat{V}_g \quad (71)$$




Fig. 21. Schematic diagram for derivation of the small signal linear model of PSM Switched boost rectifier for evaluation of the control gain transfer function $G_v(s)$

The modulator uses the inductor current I_g and the output voltage V_o for producing the duty ratio of the period according to

$$\frac{V_g (1-D) + \frac{V_o R_s T_s}{L} D - \frac{V_o R_s T_s}{L} D}{2} = I_g \quad (72)$$

R_s is the sense resistance of the inductor current. The steady state duty ratio can be obtained (is the positive real root and less than 1) by solving

$$\left[\frac{V_g R_s T_s}{2L} D^3 + \left[\frac{V_g R_s T_s}{L} D^2 + \left[\frac{-3V_g + V_g R_s T_s}{2L} D + \frac{V_g R_s}{R} \right] \right] \right] = 0 \quad (73)$$

We perturb (3.76) and subsequently linearized the quantities to obtain the small-signal linear model of the PSM, as given by

$$\begin{bmatrix} V_g R_s T_s \\ V_m + \frac{2L}{(1-D)V} + D(1-D) \left(\frac{R_s T_s}{L} \right) - V_0 \left(\frac{R_s T_s}{L} \right) \end{bmatrix} \hat{D} = \begin{bmatrix} \hat{I} R \\ \hat{V} \end{bmatrix} \quad (78)$$

We define a constant N as follows:

$$N = \frac{V_m}{V_{m0}} + \frac{V_g R_s T_s}{2LV_0} + 2D \left(\frac{R_s T_s}{L} \right) - \left(\frac{R_s T_s}{L} \right) \quad (74)$$

We can rewrite (75) as (78) after replacing by the expression of (77) and using the definition of N

$$\frac{dV}{dt} = \frac{1}{C} \left[\frac{V_m}{V_{m0}} + \frac{V_g R_s T_s}{2LV_0} + 2D \left(\frac{R_s T_s}{L} \right) - \left(\frac{R_s T_s}{L} \right) \right] \hat{D} + \frac{1}{C} \left[\frac{(1-D)}{NL} \right] \hat{V} \quad (75)$$

The control gain transfer function can be obtained as shown in (3.81).

$$G_v(s) = \frac{-\left[\frac{NR_s}{LC} - \frac{NCL}{(1-D)^2} \right]}{s^2 + s \left[\frac{1}{RC} + \frac{DR}{NRCL} + \frac{R}{NL} \right] + \left[\frac{(1-D)^2}{LC} \right] \left\{ 1 - \frac{DR}{NL} \right\} + \left\{ \frac{2R}{NRCL} \right\}} \quad (76)$$

The analytical model developed in this section is valid at any input-output and load condition as long as the boost converter operates in the continuous conduction mode.





Fig. 22. Bode plot of the control gain transfer function $G_v(s)$ of the Fig. 23.(a) Carrier generator block of the PSM., PSM switched boost rectifier (b) Circuit realization

Fig. 22shows the Bode plot of the control gain transfer function that is obtained by analysis. The dc input voltage of the modulator is $V_m=6.54v$. It produces an output voltage of $V_0=300v$, at $V_g=110v$ and at load resistance of $R=606\Omega$.

The control gain transfer function of nlc is first order that can effectively be used to design the frequency response of the voltage error amplifier. Usually for power factor correction circuit the closed loop bandwidth is chosen around 5–10 Hz. Therefore the small-signal model developed here, even though accurate for higher frequency of operation compared to that of dc-dc boost converter, has no added advantage so far as the design of the closed loop controller is concerned.

V. CONCLUSION

Boost regulator with predictive switching modulator works for high power ratings and extended range of continuous conduction mode operation.


VI. SIMULATION RESULTS

The Simulation work is done by using MATLAB/Simulink. The simulation diagram for the PFC Boost rectifier with PSM is shown in Fig.4.1. simulation result of the input current waveform is shown with the component values given by Table I. Form the Fig.4.2 by using the PSM we can get the THD in input current waveform is 6.08%

Table I

V_g	220V
V_0	300
L	25e-3
F_s	5000Hz
K	0.208
C	360e-5
R	1200

Fig.4.1 Simulation Block Diagram



For 650 Ohm





Fig. 4.2 Source current and voltage waveforms of the Boost Rectifier switched by the PSM at $R=650\Omega$
For 650 ohms of resistance, output voltage waveforms are as shown in fig 4.3 above
4.2 above




Fig. 4.4 Harmonic spectrum of the source current at $R=650\Omega$

For 650 ohms of resistance, Harmonic spectrum is as shown in fig 4.4 above, and THD is 4.33%




Fig. 4.6 Output voltage waveforms of the boost rectifier switched by the PSM at $R=350\Omega$

For 350 ohms of resistance, output voltage waveforms are as shown in fig 4.6 above

Fig. 4.3 Output voltage waveforms of the boost rectifier switched by the PSM at $R=650\Omega$
For 650 ohms of resistance, source voltage and source currents are as shown in fig.

For 350 Ohm




Fig. 4.5 Source current and voltage waveforms of the Boost Rectifier switched by the PSM at $R=350\Omega$

For 350 ohms of resistance, source voltage and source currents are as shown in fig. 4.5 above




Fig. 4.7 Harmonic spectrum of the source current at $R=350\Omega$

For 350 ohms of resistance, Harmonic spectrum is as shown in fig 4.7 above, and THD is 2.21%

REFERENCES

- [1] J.T. Boys, A.W. Green, "Current-forced single-phase reversible rectifier," IEE Proc. B 136, Vol. 3, 1989, pp. 205–211.
- [2] S. Manias, "Novel full bridge semicontrolled switch mode rectifier," IEE Proc. B 138, Vol. 3, 1991, pp. 252–256.
- [3] R. Martinez, P.N. Enjeti, "A high-performance single-phase rectifier with input power factor correction," IEEE Trans. PE 11, Vol. 2, 1996, pp. 311–317.
- [4] B.R. Lin, D.P. Wu, "Implementation of three-phase power factor correction circuit with less power switches and current sensors," IEEE Trans. AES 34, Vol.2, 1998, pp. 664–670.
- [5] W.M. Grady, M.J. Samotyj, A.H. Nyola, "Suvey of active power line conditioning methodologies," IEEE Trans. PD 5, Vol. 3, 1990, pp. 1536–1542.
- [6] Lloyd Dixon "Average Current Mode Control of Switching Power Supplies" Unitrode Design note. DN-140
- [7] J.P.Gegner and C.Q.Lee, ' Linear peak current mode control: A simple active power factor correction control technique for continuous conduction mode', in Proc. IEEE PESC'96 Conf., 1996, pp.196-202.
- [8] D.Maksimovic, Y.Jang, and R.Erikson, "Non-linear carrier control for high power factor boost rectifiers", Proc. IEEE APEC'95 Conf., 1995, pp.635-641.

BIOGRAPHY



Engr.MADARKHAN JABIULLAH KHAN, obtained his Bachelor's degree (Electrical & Electronics Engineering) from JNT University Anantapur in 2009. Presently Working as Project Manager for High Voltage Projects in AL BUNA UNITED CONTRACTING COMPANY, Saudi Arabia. His area of interest is in Electrical Transmission & Distribution System, High Voltage Engineering, Power System operation & Control and Reliability.