A Comprehensive Approach to Power Optimization in VLSI through Clock Gating

A Comprehensive Approach to Power Optimization in VLSI through Clock Gating

Aruna M, T Manikandan

Harinath B, C Mallikarjun, Cheboyina Bhanu Teja, Harshavardhan Reddy Department of Electronics and Communication Engineering,

Presidency University, Banglore

Abstract

Control utilization in advanced circuits has ended up a basic plan thought, particularly for convenient and inserted gadgets. The Number juggling Rationale Unit (ALU) is a crucial piece in advanced processors, where minimizing control scattering is fundamental. This paper presents a low-power ALU plan utilizing clock gating to decrease energetic control utilization. Clock gating is utilized to specifically empower or debilitate ALU modules based on the executed operation, subsequently minimizing superfluous exchanging movement. The proposed ALU performs a number-crunching operation. The plan is executed and reenacted in Verilog HDL, with amalgamation performed on an FPGA stage. Comes about illustrates critical decreases in energetic control utilization with irrelevant zone overhead, making the plan reasonable for low-power applications.

Keywords—Arithmetic rationale unit(ALU), Clock gating, moo Control Plan, Energetic Control Lessening