A VLSI Architecture of a Reconfigurable Pulse-Shaping FIR Interpolation Filter | IJSREM