An Event-Triggered DMA Mini Controller Using Low-Power SoC Application

Power analysis was performed in AMD Vivado for the tested design configuration. The supplied Vivado result reports approximately: Total on-chip power = 0.122 W This value represents the estimated power reported for the particular configuration used during the project evaluation. It should not be treated as a universal power value for every FPGA device or operating condition because power depends on factors such as device selection, clock frequency, switching activity, constraints, and implementation settings. The purpose of including the power result is to provide an implementation reference for the present design. A direct comparison of power savings would require measurements under the same conditions for a conventional design and the event-triggered design.

[1] L. Benini, A. Bogliolo, and G. De Micheli, “Dynamic power management of electronic systems,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1998, pp. 696–702, doi: 10.1145/288548.289120. [2] A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, “Low-power CMOS digital design,” IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 473–484, Apr. 1992, doi: 10.1109/4.126534. [3] L. Benini, A. Bogliolo, and G. De Micheli, “A survey of design techniques for system-level dynamic power management,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 8, no. 3, pp. 299–316, Jun. 2000, doi: 10.1109/92.845896. [4] T. Kitahara, F. Minami, T. Ueda, K. Usami, S. Nishio, M. Murakata, and T. Mitsuhashi, “A clock-gating method for low-power LSI design,” in Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC), 1998, doi: 10.1109/ASP-DAC.1998.669476. [5] L. Benini and G. De Micheli, Dynamic Power Management: Design Techniques and CAD Tools. Boston, MA, USA: Kluwer Academic Publishers, 1998, doi: 10.1007/978-1-4615-5455-4. [6] J. M. Rabaey, A. P. Chandrakasan, and B. Nikolić, Digital Integrated Circuits: A Design Perspective, 2nd ed. Upper Saddle River, NJ, USA: Prentice Hall, 2003. [7] Arm Ltd., “AMBA specifications: AXI, AHB, APB, and low-power interfaces.” [Online]. Available: https://www.arm.com/architecture/system-architectures/amba/amba-specifications. Accessed: Oct. 14, 2026. [8] IEEE, IEEE Standard for Verilog Hardware Description Language, IEEE Std 1364-2005, Apr. 2006, doi: 10.1109/IEEESTD.2006.99495. [9] AMD, Vivado Design Suite User Guide: Power Analysis and Optimization, UG907. [Online]. Available: https://docs.amd.com/r/en-US/ug907-vivado-power-analysis-optimization. Accessed: Oct. 14, 2026. [10] “A comprehensive survey of clock-gating techniques for low-power VLSI design,” in Proceedings of the 2025 9th International Conference on Electronics, Communication and Aerospace Technology (ICECA), Nov. 2025, doi: 10.1109/ICECA66444.2025.11383489.