Analysis of Low Power High Speed Parallel Prefix Adder Using Cadence Encounter Platform | IJSREM