Design and Implementation of High-Speed Universal Asynchronous Receiver and Transmitter (UART)

Design and Implementation of High-Speed Universal Asynchronous Receiver and Transmitter (UART)

 

MADDI BINDU

Department of ECE

Institute of

Aeronautical

Engineering

Telangana, India

21951a0436@iare.ac.in

0009-0009-5707-1014

 

YANAMALA ANAND

Department of ECE

Institute of

Aeronautical

Engineering

Telangana, India

21951a0417@iare.ac.in

0009-0004-8105-4840

 

KALLA SIDDHARTHA

Department of ECE

Institute of

Aeronautical

Engineering

Telangana, India

21951a04k0@iare.ac.in

0009-0001-9341-5365

 

P ANNAPURNA

Assistant Professor

Department of ECE

Institute of

Aeronautical

Engineering

Telangana, India

p.annapurna@iare.ac.in

 

Abstract:
The Universal Asynchronous Receiver and Transmitter (UART) are described, which is essentially a serial data transfer protocol used in digital circuit applications. The UART transmitter architecture has a baud rate generator, a parity generator, a transmitter finite state machine (FSM), and a parallel in serial out (PISO) register. The UART receiver is composed of a baud rate generator, a negative edge detector, a parity checker, a receiver Finite State Machine (FSM), and a serial in parallel out (SIPO) register. The transmitter and the receiver have the same baud rate generator; therefore, the transmitter/receiver baud rate is the same. The baud rate generator is the same as the frequency divider circuit. A UART transmitter data frame has 1 start bit, 8 transmit data bits, 1 parity bit, and 1 stop bit. The transmission rate of the transmitter and receiver is 4 Mbps using a 64 MHz system clock. Implementation, simulation and synthesis are done using Xilinx Vivado version 2018.2. The design is verified using a simulated waveform and synthesized on an FPGA Zed board.

Keywords: Finite State Machine (FSM), Parallel in Serial out (PISO), Serial in Parallel out (SIPO), FPGA