DESIGN AND SIMULATION OF DIGITAL PWM GENERATOR USING VERILOG HDL

This work presents the design and simulation of a digital PWM generator using Verilog HDL, which is developed using basic VLSI design techniques. By combining a counter-comparator architecture with synchronized duty cycle updating, the proposed system generates stable and glitch free waveforms with better switching accuracy. It supports both edge-aligned and center-aligned modes, which provides more flexibility in operation and improves waveform symmetry and control precision. The design uses efficient and scalable digital logic, keeping the overall complexity low while maintaining good performance at high speed. The simulation and waveform verification results shows that the design works correctly and reliably. This PWM generator can be used in various applications such as motor control, power converters, embedded systems and digital power management systems.

[1]   Shankar A, Lokeshwari A, Manohar B, Pranavi S, “Implementation of Simple PWM/PPM Generator for Microcontroller Using Verilog,” International Journal of Advanced Research in Engineering and Technology (IJARET), Vol. 12, Issue 3, pp. 97–102, Mar. 2021. [2]      Nimma Vandana, K. Bhaskar, “Generation of SVPWM on FPGA to Control 3 Phase Inverter,” International Journal for Research in Applied Science & Engineering Technology (IJRASET), Vol. 14, Issue 1, Jan. 2026. [3]   Rohan Srivastava, Yogesh K. Chauhan, Bhavnesh Kumar, “Generation of PWM Using Verilog in FPGA,” Proceedings of International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), pp. 4593–4597, 2016. [4]     Anil Kumar C. S., M. Devanathan, “Optimizing Digital PWM Techniques for DC DC Converters in Software-Defined Radios (SDRs): A Robust Architectural Approach,” International Journal of Intelligent Systems and Applications in Engineering (IJISAE), Vol. 12, No. 1, pp. 154–164, 2024. [5]     E. Han et al., “Research on Implementation of a PWM Generation Algorithm for Train Stationary Stopping Frequency,” Electronics, 2024. [6]   F. R. Shahroury, “The Design Methodology of Fully Digital Pulse Width Modulation,” Journal of Low Power Electronics and Applications, 2021. [7]   V. V. S. Vijaya Krishna, “FPGA Realization of PWM using HDL,” International Journal of Computer Sciences and Engineering, 2019. [8]   C. Sinduja, P. Thenmozhi, “Implementation of PID Controller PWM Module on FPGA,” International Journal of Trend in Scientific Research and Development, 2023.