Design and Simulation of Single Master Single Slave Serial Peripheral Interface (SPI) with Adaptive Baud Rate Using Verilog | IJSREM