Designing Half-Adder with CMOS Technology using Artificial Neural Network with Verilog Implementation | IJSREM