Crossref DOIMemberCiteFactoropen accessissn
SJIF Impact Factor 8.659 | ISSN: 2582-3930
IJSREM Logo

International Journal of Scientific Research in Engineering and Management

(Gateway to Global Scholars - An International, Scholarly, Multi-Disciplinary, Open Access Journal)

Peer-Reviewed Journal Designed to Meet UGC's Quality Parameters

HomeCurrent IssuePast IssuesPay OnlineConferencesEditorial BoardAbout UsContact Us
IJSREM

Loading article...

Follow Us

  • Google Scholar
  • ResearchGate
  • Academia.edu
  • Mendeley
  • LinkedIn
  • Facebook
  • Instagram

Journal Policies

  • Peer Review Policy
  • Publication Ethics
  • Copyright Infringement
  • Refund & Cancellation Policy
  • Terms and Conditions
  • Privacy Policy

Journal Identifiers & Licenses

  • ISSN Verified: 2582-3930ISSN Verified: 2582-3930
  • Crossref DOI: 10.55041Crossref DOI: 10.55041
  • SJIF Ranking: 08.659SJIF Ranking: 08.659
  • Licensed under CC BY 4.0Licensed under CC BY 4.0
  • ISO Certification: 9001:2015ISO Certification: 9001:2015
  • Indexed & Cited In: Google ScholarIndexed & Cited In: Google Scholar

Contact Us

International Journal of Scientific Research in Engineering and Management (IJSREM)

#62/1, New No 7, 1st Cross, 2nd Main, Ganganagar, R T Nagar, Bangalore North, Bangalore, Karnataka, India – 560032
[email protected]+91 93911 67991
logos
logos
Working Hours

Mon – Sat: 9:00 AM – 6:00 PM

Sunday: 10:00 AM – 4:00 PM

+91 93911 67991

© 2026 IJSREM – International Journal of Scientific Research in Engineering and Management. This is an open-access journal. Articles are published under the Creative Commons Attribution (CC BY 4.0) License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

DisclaimerPrivacy PolicyTerms and Conditions
ArticlePeer ReviewedOpen AccessPlagiarism Passed
Paper ID:IJSREM68345

FPGA-Oriented Implementation and Simulation Verification of an I-CDPK Codec

Stream/Area:

-

Subject:

-

Paper ID:

IJSREM68345

Volume:

10 |

10 |

Oct 2026

Pages:

1-2

Publication Frequency:

Monthly (12 issues per year)

DOI
Digital Object Identifier
10.55041/IJSREM68345

License:International Journal of Scientific Research in Engineering and Management follows the Creative Commons Attribution 4.0 (CC BY 4.0) License, allowing free use and distribution with proper attribution.

Share this article:

Authors

Dr. G. P. Halde

Dr. G. P. Halde

Electronics and Communication

Priyadarshini college of engineering

Download Author Certificate
Jay Gandhewar

Jay Gandhewar

Electronics and Communication

Priyadarshini college of engineering

Download Co-Author Certificate
Harshal Barai

Harshal Barai

Electronics and Communication

Priyadarshini college of engineering

Download Co-Author Certificate
Mrunal Apkure

Mrunal Apkure

Electronics and Communication

Priyadarshini college of engineering

Download Co-Author Certificate
Atharva Surse

Atharva Surse

Electronics and Communication

Priyadarshini college of engineering

Download Co-Author Certificate

Author Services & Downloads

Full ArticlesAcceptance Certificate

Abstract

Interleaved Chaotic Differential Peaks Keying (I-CDPK) is a chaos-based digital communication technique that represents information using peak-related features of a chaotic sequence. This paper reports the current FPGA-oriented implementation and simulation-verification status of an I-CDPK codec. A Lorenz system provides the state sequence, followed by peak-event detection, differential processing, bit-dependent keying, receiver-side processing, and event-level comparison. The workflow combines a Python behavioural reference, signed Q7.14 fixed-point arithmetic, SystemVerilog RTL, Vivado/XSim simulation, and Value Change Dump (VCD) analysis. The recorded dataset contains 5,000 Lorenz samples, 191 canonical information events, 955 pipeline-stage events, and 991 timeline entries. An 18-record transmit/receive comparison reports zero serial mismatches. These results support consistency for the recorded simulation cases only; they do not establish physical FPGA operation, general bit-error performance, or cryptographic security.

KEYWORDS

I-CDPK chaotic communication Lorenz system FPGA SystemVerilog fixed-point arithmetic Q7.14 RTL verification.

Cite This Article

Dr. G. P. Halde, Jay Gandhewar, Harshal Barai, Mrunal Apkure, Atharva Surse, "FPGA-Oriented Implementation and Simulation Verification of an I-CDPK Codec," International Journal of Scientific Research in Engineering and Management, vol. 10, no. 10, pp. 1-2, Oct 2026. https://doi.org/10.55041/IJSREM68345

Full Article/Conclusion

This work demonstrates a structured FPGA-oriented simulation workflow for an I-CDPK codec using signed Q7.14 arithmetic and SystemVerilog. Across 5,000 baseline chaotic samples, the 18 transmit/receive records achieved full keying and demodulation agreement in Vivado/XSim without serial mismatches. Future work focuses on FPGA hardware deployment and BER analysis.

References

[1] E. N. Lorenz, “Deterministic nonperiodic flow,” Journal of the Atmospheric Sciences, vol. 20, no. 2, pp. 130–141, 1963. [2] L. M. Pecora and T. L. Carroll, “Synchronization in chaotic systems,” Physical Review Letters, vol. 64, no. 8, pp. 821–824, 1990. [3] T. -I. Chien, Y.-C. Hung, and T.-L. Liao, “A non-correlator-based digital communication system using I-CDPK modulation,” Chaos, Solitons & Fractals, vol. 29, no. 4, pp. 965–977, 2006. [4] G. Halde and A. S. Gandhi, “Impulsive observer based chaotic synchronization with application to interleaved chaotic differential peaks keying (I-CDPK),” in Proc. TENCON 2015, pp. 1–4, 2015. [5] G. Kaddoum, “Wireless chaos-based communication systems: A comprehensive survey,” IEEE Access, vol. 4, pp. 2621–2648, 2016. [6] G. P. Halde, A. S. Gandhi, and A. S. Telang, “Secure data communication through impulsive synchronization,” research manuscript, 2016. [7] P. S. Mawale, G. Halde, V. Shirpurkar, and S. Chaturvedi, “A secure chaotic communication system,” International Journal of Scientific Research and Development, vol. 2, no. 7, pp. 507–510, 2014. [8] AMD, Vivado Design Suite User Guide: Logic Simulation, UG900, 2025. [9] IEEE, IEEE Standard for SystemVerilog, IEEE Std 1800-2017, 2018. [10] AMD, Vivado Design Suite User Guide: Synthesis, UG901, 2025. [11] AMD, Vivado Design Suite User Guide: Implementation, UG904, 2025. [12] G. Halde, S. Wasnik, and S. Parihar, “Performance analysis of chaos based transmission,” IJSDR, vol. 2, no. 7, 2017. [13] G. P. Halde and A. S. Gandhi, “Secure data communication through impulsive synchronization of multiple attractor chaotic systems,” Multidisciplinary Journal of Pensee, vol. 51, no. 11, pp. 1047–1059, 2021.

Editorial & Review Transparency

Publication Date

10/26/2026

Peer Review Type

Double-Blind Peer Review

Review Rounds: 2

Documents

Review Report (Confidential)
Copyright Form (Office)

Article Metrics & Impact

Article Views

1

Total views since publication

PDF Downloads

4

Total downloads since publication

Geographic Reach

5

Indexing, Archiving & Preservation

Google Scholar
Academia
ResearchGate
Crossref
SSRN
Semantic Scholar
Thomson Reuters
WorldCat
Mendeley
OpenAlex
EBSCO
Zenodo

Digital Preservation: This article is permanently archived on Zenodo and complies with all data preservation standards across major indexing platforms.

Ethics, Compliance & Transparency

Plagiarism Screening

This manuscript has been checked for plagiarism using TurnitinPlagiarismChecker software.

Conflict of Interest

The authors declare no conflict of interest related to this research work.

Funding Information

No funding information available for this research.

Similar & Recommended Articles

Similar Articles by Topic

Related research in the same subject area

Loading similar articles...