Hardware Accelerated AES: RTL to GDS

Hardware Accelerated AES: RTL to GDS

Rakshan Kulkarni

Dept. of Electronics and Instrumentation

RV College of Engineering

Dr. Rachana S. Akki

Dept. of Electronics and Instrumentation

RV College of Engineering)

Abstract—This paper presents a hardware-accelerated Advanced Encryption Standard (AES) implementation featuring an 11-stage pipelined architecture and an optimized subkey generation scheme for enhanced performance. This design is implemented in Verilog and verified through waveform analysis. Operating at a maximum clock frequency of 100 MHz, our implementation achieves significant efficiency. The final design occupies an area of 1.44 mm2 and consists of 32,424 standard cells, with a power consumption of 32 mW at the typical corner. Furthermore, the entire design flow, from synthesis to layout

(GDSII), is achieved using OpenLane, an open-source Electronic Design Automation (EDA) tool. This democratization of hardware design empowers a wider range of participants, particularly students and researchers, to efficiently implement their designs and gain hands-on experience without the constraints of expensive commercial tools. This fosters innovation and accelerates progress by allowing a broader community to contribute to technological advancements.

Index Terms—OpenLane, Open-source , EDA, Pipelined AES,

RTL to GDSII