High-Performance AES Encryption Architecture on FPGA Using Pipelined Simulation and Adaptive NoC Routing | IJSREM