Implementation Of Low Power and High Speed Dadda Multiplier Using XOR-XNOR Cell Based Hybrid Logic Full Adder Using Power Gating NMOS

Member

SJIF Impact Factor 8.659 | ISSN: 2582-3930

International Journal of Scientific Research in Engineering and Management

(Gateway to Global Scholars - An International, Scholarly, Multi-Disciplinary, Open Access Journal)

Peer-Reviewed Journal Designed to Meet UGC's Quality Parameters

Loading article...

Implementation Of Low Power and High Speed Dadda Multiplier Using XOR-XNOR Cell Based Hybrid Logic Full Adder Using Power Gating NMOS | IJSREM