Localization of a Robot on FPGA with 5-Stage Pipeline RISC-V CPU | IJSREM