Simulation of an approximate Discrete Cosine Transform architecture using Verilog | IJSREM