Verilog Based Testing and Implementation of RISC V Processor

The design, implementation, and verification of the 32-bit RISC-V (RV32I) processor demonstrate that high computational performance can be effectively combined with energy efficiency and hardware-level security. By adhering to the RISC-V ISA standards, a single-cycle processor core was successfully developed, capable of executing instructions with a predictable throughput while maintaining a CPI (Cycles Per Instruction) of 1.0. The implementation and verification carried out using the Xilinx Vivado 2016.2 environment confirmed the successful operation of the proposed architecture.   The project successfully translated the Verilog HDL design into a fully synthesized RTL schematic, validating the correctness of the processor datapath and ensuring proper word-aligned memory access for accurate arithmetic and logical operations. To improve energy efficiency, an Integrated Clock Gating (ICG) mechanism was incorporated, allowing the Control Unit to monitor processor activity and disable the clock signal to inactive modules. This approach significantly reduced unnecessary switching activity and minimized dynamic power consumption, making the processor more suitable for IoT and battery-powered applications.   To enhance system reliability, a Parity-Based Fault Monitor was integrated into the processor architecture. This mechanism continuously detects bit-flips caused by environmental interference and generates real-time fault alerts, preventing corrupted instructions from affecting overall system operation. In addition, a Hardware Masking Engine was implemented to improve data security by masking sensitive information using the 0xA5A5A5AA pattern. This hardware-based approach provides data protection without introducing additional latency into the processor's critical execution path, thereby maintaining system performance while enhancing security.

[1]         H. H. Lim and K. L. Chua, "Design of 32-Bit RISC-V Architecture Using Verilog Hardware Description Language," Evolution in Electrical and Electronic Engineering, vol. 6, no. 2, pp. 465–\476, 2025.  [2]         P. Sai Prathyusha and C. Chandrasekhar, "A Parity-based Multi-bit Fault- Tolerant Instruction Decoder for RISC-V Processor," ITM Web of Conferences, vol. 74, Art. no. 02006, 2025.  [3]           S. S. Kumar and R. V. S. Satyanarayana, "Hybrid Data Driven Clock Gating for Better Power Saving in ALU of RISC-V," International Journal of Electrical and Electronics Research (IJEER), vol. 12, no. 1, pp.101-108,2024.  [4]         K.-M. Ma, D.-H. Le, C.-K. Pham, and T.-T. Hoang, "Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA," Future Internet, vol. 15, no. 5, p. 186, May 2023. [5]             S. Yang, L. Shao, J. Huang, and W. Zou, "Design and Implementation of Low-Power IoT RISC-V Processor with Hybrid Encryption Accelerator," Electronics, vol. 12, no. 20, p. 4222, Oct. 2023.  [6]           S. Prabhakaran, M. N, and V. Veda Narayanan, "Design and Analysis of a Multi Clocked Pipelined Processor Based on RISC-V," in 2022 International Conference on Communication, Computing and Internet of Things (IC3IoT), Chennai, India, 2022, pp.1-5. [7]                          D.-T. Nguyen-Hoang, M.-K. Nguyen, and C.-K. Pham, "Implementation of a 32-Bit RISC-V Processor with Cryptography Accelerators on FPGA and ASIC," in 2022 IEEE Ninth International Conference on Communications and Electronics (ICCE), Nha Trang, Vietnam, 2022, pp. 219–224.