Crossref DOIMemberCiteFactoropen accessissn
SJIF Impact Factor 8.659 | ISSN: 2582-3930
IJSREM Logo

International Journal of Scientific Research in Engineering and Management

(Gateway to Global Scholars - An International, Scholarly, Multi-Disciplinary, Open Access Journal)

Peer-Reviewed Journal Designed to Meet UGC's Quality Parameters

HomeCurrent IssuePast IssuesPay OnlineConferencesEditorial BoardAbout UsContact Us
IJSREM

Loading article...

Follow Us

  • Google Scholar
  • ResearchGate
  • Academia.edu
  • Mendeley
  • LinkedIn
  • Facebook
  • Instagram

Journal Policies

  • Peer Review Policy
  • Publication Ethics
  • Copyright Infringement
  • Refund & Cancellation Policy
  • Terms and Conditions
  • Privacy Policy

Journal Identifiers & Licenses

  • ISSN Verified: 2582-3930ISSN Verified: 2582-3930
  • Crossref DOI: 10.55041Crossref DOI: 10.55041
  • SJIF Ranking: 08.659SJIF Ranking: 08.659
  • Licensed under CC BY 4.0Licensed under CC BY 4.0
  • ISO Certification: 9001:2015ISO Certification: 9001:2015
  • Indexed & Cited In: Google ScholarIndexed & Cited In: Google Scholar

Contact Us

International Journal of Scientific Research in Engineering and Management (IJSREM)

#62/1, New No 7, 1st Cross, 2nd Main, Ganganagar, R T Nagar, Bangalore North, Bangalore, Karnataka, India – 560032
[email protected]+91 93911 67991
logos
logos
Working Hours

Mon – Sat: 9:00 AM – 6:00 PM

Sunday: 10:00 AM – 4:00 PM

+91 93911 67991

© 2026 IJSREM – International Journal of Scientific Research in Engineering and Management. This is an open-access journal. Articles are published under the Creative Commons Attribution (CC BY 4.0) License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

DisclaimerPrivacy PolicyTerms and Conditions
ArticlePeer ReviewedOpen AccessPlagiarism Passed
Paper ID:IJSREMWP9047

Design And Implementation of Pattern Latching Algorithm for MCU Performance Analysis Using Ring Oscillator

Stream/Area:

-

Subject:

-

Paper ID:

IJSREMWP9047

Volume:

9 |

5 |

May 2025

Pages:

Publication Frequency:

Monthly (12 issues per year)

DOI
Digital Object Identifier
Not assigned

License:International Journal of Scientific Research in Engineering and Management follows the Creative Commons Attribution 4.0 (CC BY 4.0) License, allowing free use and distribution with proper attribution.

Share this article:

Authors

NKD

Nagenthira Kumar D

DPB

Deepak Prasanna B

LNS

Lokesh N S

DVJ

Dr. V Jeyaramya

Author Services & Downloads

Full Articles

Abstract

The testing of integrated circuits, particularly in safety-critical applications such as the automotive industry, holds paramount importance to ensure the reliability and functionality of microcontrollers (MCUs). In safety-critical systems within vehicles, MCUs play a pivotal role in controlling various functions, ranging from engine management to advanced driver assistance systems. One of the critical tests in the assessment of MCU performance is the performance screening, where the maximum clock frequency of the MCU is determined. The clock frequency of an MCU signifies the rate at which the device processes instructions and performs operations. In safety- critical automotive applications, precision and reliability are non-negotiable, as the MCU’s ability to execute instructions promptly directly impacts the overall performance of electronic control units (ECUs). The performance screening process involves subjecting the MCU to varying clock frequencies to identify its maximum operational limit. This test is essential for ensuring that the MCU can meet the stringent performance requirements demanded by safety-critical automotive systems. In the existing system, performance analysis using ring oscillator method is implemented. In the proposed system pattern analysis of configurable ring oscillator is implemented using pattern latching algorithm. A clocked latch with synchronous gate is utilized to correlate the ring oscillator circuits. The proposed model is applied with digital delay locked loop (DDLL) circuit to ensure the changes occurring in the MCU performance measure.

KEYWORDS

Microcontroller Performance Configurable Ring Oscillator (CRO) Pattern Latching Algorithm (PLA) Digital Delay-Locked Loop (DDLL) Accuracy Improvement Jitter Reduction Fault Detection Power Optimization Real-Time Monitoring Embedded Systems Scalability Security.

Cite This Article

Nagenthira Kumar D, Deepak Prasanna B, Lokesh N S, Dr. V Jeyaramya, "Design And Implementation of Pattern Latching Algorithm for MCU Performance Analysis Using Ring Oscillator," International Journal of Scientific Research in Engineering and Management, vol. 9, no. 5, May 2025.

Full Article/Conclusion

References

Editorial & Review Transparency

Publication Date

5/24/2025

Peer Review Type

Double-Blind Peer Review

Review Rounds: 2

Documents

Review Report (Confidential)
Copyright Form (Office)

Article Metrics & Impact

Article Views

0

Total views since publication

PDF Downloads

2

Total downloads since publication

Geographic Reach

5

Indexing, Archiving & Preservation

Google Scholar
Academia
ResearchGate
Crossref
SSRN
Semantic Scholar
Thomson Reuters
WorldCat
Mendeley
OpenAlex
EBSCO
Zenodo

Digital Preservation: This article is permanently archived on Zenodo and complies with all data preservation standards across major indexing platforms.

Ethics, Compliance & Transparency

Plagiarism Screening

This manuscript has been checked for plagiarism using TurnitinPlagiarismChecker software.

Conflict of Interest

The authors declare no conflict of interest related to this research work.

Funding Information

No funding information available for this research.

Similar & Recommended Articles

Similar Articles by Topic

Related research in the same subject area

Loading similar articles...