Crossref DOIMemberCiteFactoropen accessissn
SJIF Impact Factor 8.659 | ISSN: 2582-3930
IJSREM Logo

International Journal of Scientific Research in Engineering and Management

(Gateway to Global Scholars - An International, Scholarly, Multi-Disciplinary, Open Access Journal)

Peer-Reviewed Journal Designed to Meet UGC's Quality Parameters

HomeCurrent IssuePast IssuesPay OnlineConferencesEditorial BoardAbout UsContact Us
IJSREM

Loading article...

Follow Us

  • Google Scholar
  • ResearchGate
  • Academia.edu
  • Mendeley
  • LinkedIn
  • Facebook
  • Instagram

Journal Policies

  • Peer Review Policy
  • Publication Ethics
  • Copyright Infringement
  • Refund & Cancellation Policy
  • Terms and Conditions
  • Privacy Policy

Journal Identifiers & Licenses

  • ISSN Verified: 2582-3930ISSN Verified: 2582-3930
  • Crossref DOI: 10.55041Crossref DOI: 10.55041
  • SJIF Ranking: 08.659SJIF Ranking: 08.659
  • Licensed under CC BY 4.0Licensed under CC BY 4.0
  • ISO Certification: 9001:2015ISO Certification: 9001:2015
  • Indexed & Cited In: Google ScholarIndexed & Cited In: Google Scholar

Contact Us

International Journal of Scientific Research in Engineering and Management (IJSREM)

#62/1, New No 7, 1st Cross, 2nd Main, Ganganagar, R T Nagar, Bangalore North, Bangalore, Karnataka, India – 560032
[email protected]+91 93911 67991
logos
logos
Working Hours

Mon – Sat: 9:00 AM – 6:00 PM

Sunday: 10:00 AM – 4:00 PM

+91 93911 67991

© 2026 IJSREM – International Journal of Scientific Research in Engineering and Management. This is an open-access journal. Articles are published under the Creative Commons Attribution (CC BY 4.0) License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

DisclaimerPrivacy PolicyTerms and Conditions
ArticlePeer ReviewedOpen AccessPlagiarism Passed
Paper ID:10.55041/IJSREM56677

Design and Implementation of the Secure Glow System on an Artix-7 FPGA

Stream/Area:

-

Subject:

-

Paper ID:

10.55041/IJSREM56677

Volume:

10 |

2 |

Feb 2026

Pages:

Publication Frequency:

Monthly (12 issues per year)

DOI
Digital Object Identifier
10.55041/IJSREM56677

License:International Journal of Scientific Research in Engineering and Management follows the Creative Commons Attribution 4.0 (CC BY 4.0) License, allowing free use and distribution with proper attribution.

Share this article:

Authors

VR

Vishnumolakala Raghuveer

SAA

Shaik Aamina Ashfaq

MY

M. Yasodha

SFS

Shaik Farheena Shifa

Author Services & Downloads

Full Articles

Abstract

The proliferation of Internet of Things (IoT) devices has catalyzed the demand for sophisticated smart home systems that enhance security, convenience, and energy management. However, conventional microcontroller-based solutions often face performance bottlenecks due to their inherent sequential processing capabilities, which can introduce latency in critical real-time applications. This paper presents ”Secure Glow,” a novel hardware-accelerated home automation system designed to overcome these limitations. The system is built on a hybrid architecture that synergistically combines a NodeMCU (ESP8266) microcontroller with a powerful Artix-7 Field-Programmable Gate Array (FPGA). This dual-platform approach delegates high-level user interface tasks, such as keypad input processing, to the microcontroller, while leveraging the FPGA for computationally intensive, parallel processing tasks. The core functionalities of Secure Glow are twofold: a robust, secure access control mechanism and an intelligent, presence- activated lighting system. The security module features a 4×4 matrix keypad for passcode entry, with authentication logic managed by the NodeMCU. Upon successful verification, a command is transmitted via UART to the Artix-7 FPGA, which then actuates a servo motor to control a door lock. The system incorporates a security lockout feature to thwart brute-force attempts. The energy- management module utilizes a passive Infrared (IR) sensor to detect human occupancy, enabling the FPGA to automatically control room lighting. This ensures that energy is consumed only when necessary, significantly reducing power wastage. The entire control logic for peripheral management, including the servo motor, IR sensor, and an LCD feedback display, is described in Verilog HDL and synthesized for the FPGA using the Xilinx Vivado Design Suite. The implementation demonstrates the superiority of FPGAs in handling multiple concurrent operations with deterministic timing, resulting in a highly responsive, secure, and energy-efficient smart home solution that is both scalable and reconfigurable for future enhancements.

KEYWORDS

Field-Programmable Gate Array (FPGA) Home Automation Smart Security Verilog HDL Artix-7 Energy Efficiency Internet of Things (IoT) Embedded Systems NodeMCU Real-Time Control Hardware Acceleration UART Servo Control.

Cite This Article

Vishnumolakala Raghuveer, Shaik Aamina Ashfaq, M. Yasodha, Shaik Farheena Shifa, "Design and Implementation of the Secure Glow System on an Artix-7 FPGA," International Journal of Scientific Research in Engineering and Management, vol. 10, no. 2, Feb 2026. https://doi.org/10.55041/IJSREM56677

Full Article/Conclusion

References

Editorial & Review Transparency

Publication Date

2/18/2026

Peer Review Type

Double-Blind Peer Review

Review Rounds: 2

Documents

Review Report (Confidential)
Copyright Form (Office)

Article Metrics & Impact

Article Views

0

Total views since publication

PDF Downloads

2

Total downloads since publication

Geographic Reach

5

Indexing, Archiving & Preservation

Google Scholar
Academia
ResearchGate
Crossref
SSRN
Semantic Scholar
Thomson Reuters
WorldCat
Mendeley
OpenAlex
EBSCO
Zenodo

Digital Preservation: This article is permanently archived on Zenodo and complies with all data preservation standards across major indexing platforms.

Ethics, Compliance & Transparency

Plagiarism Screening

This manuscript has been checked for plagiarism using TurnitinPlagiarismChecker software.

Conflict of Interest

The authors declare no conflict of interest related to this research work.

Funding Information

No funding information available for this research.

Similar & Recommended Articles

Similar Articles by Topic

Related research in the same subject area

Loading similar articles...